# **MESFET Analysis with MINIMOS**

Ph. Lindorfer, S. Selberherr

Institut für Mikroelektronik Technische Universität Wien Gußhausstraße 27-29 A-1040 WIEN, AUSTRIA

#### Summary

This paper presents the implementation of models allowing the simulation of silicon as well as GaAs MESFETs with MINIMOS 5 - an integrated 2D and 3D device simulator for silicon MOSFETs. Models for the Schottky contact, device geometries and first results are shown.

#### Introduction

During the last years MESFETs have become more and more a serious alternative to MOSFETs. The main advantages MESFETs offer, compared to MOSFETs, are the simpler fabrication processes because of low temperature process steps, the much smaller radiation sensitivity because of the missing gate oxide, the higher carrier mobilities because of current transport deeper in the bulk and no minority carrier storage effects which result in faster speeds for high frequency applications. Especially GaAs MESFETs have become an increasing factor for high speed analog and digital cicuits since their introduction in 1970. GaAs FET amplifiers, oscillators, mixers, etc. are widely used in microwave applications whereas very fast digital circuits have been developed based on GaAs MESFET logic.

With the increasing importance of MESFETs the need for ellicient simulation of these devices has become apparent. Based on MINIMOS 5, which is our integrated two- and three-dimensional device simulator for silicon MOSFETs with transient and small signal analysis capabilities we implemented models allowing the simulation of MESFETs and models for III-V compound semiconductors.

#### Basic equations

MINIMOS 5 solves the basic semiconductor equations in two or three space dimensions. The set of equations consists of the Poisson equation (1) and the continuity equations

for electrons (2) and holes (3):

$$div \ grad \ \psi = \frac{q}{\varepsilon} \cdot (n - p - C) \tag{1}$$

$$div J_n = q \cdot R \tag{2}$$

$$div J_p = -q \cdot R \tag{3}$$

The current relations for electrons and holes differ slightly from the classical formulations, which can be found in [1]:

$$J_n = q \cdot \mu_n \cdot n \cdot (-grad \ \psi + \frac{1}{n} \cdot grad \ (U_{t_n} \cdot n))$$
 (4)

$$J_{p} = q \cdot \mu_{p} \cdot p \cdot (-grad \ \psi - \frac{1}{p} \cdot grad \ (U_{t_{p}} \cdot p))$$
 (5)

In equation (4) and (5) the second term accounts for carrier heating effects by field dependent modelling of the carrier temperatures. Detailed information about the derivation of these formulations can be found in [2]. These equations have proven to work well for silicon MOSFETs and MESFETs with gate length down to 0.1 microns. For GaAs devices the classical drift-diffusion approach has proven to be suitable only for relatively long devices whereas for very small feature sizes nonstationary transport effects can become apparent which are usually claimed to be properly modelled by either Monte Carlo methods or hydrodynamic equations based on higher moments of the Boltzmann equation [3]. We have evidence that our current relations (4) and (5) in connection with appropriate models for the carrier voltages  $U_{tn}$  and  $U_{tp}$  push the limit of applicability of these enhanced drift-diffusion equations significantly towards smaller feature sizes. Final investigations which give a sound proof will have to be carried out.

#### **Boundary Conditions**

To allow the simulation of MESFETs with MINIMOS a boundary condition for the Schottky gate contact had to be implemented.

A Dirichlet boundary condition is used for the potential  $\psi$ 

$$\psi = \psi_{app} - \psi_s \tag{6}$$

where  $\psi_{app}$  is the applied voltage and  $\psi_s$  is the surface potential at the interface.  $\psi_s$  depends on the barrier height  $\phi_B$  in the following way

$$\psi_s = \phi_B - \frac{E_g}{2} - \frac{kT}{2g} \cdot \ln\left(\frac{N_v}{N_c}\right) \tag{7}$$

where the barrier height is allowed to change in case of large reverse bias

$$\Delta \phi_B = \sqrt{\frac{qE}{4\pi\varepsilon_s}} \tag{8}$$

to account for the image force lowering [4].  $\epsilon_s$  is the permittivity of the semiconductor, E the electric field at the interface,  $E_g$  the bang gap of the semiconductor and  $N_c$  and  $N_p$  the density of states of the conduction and the valence band.

Implicit boundary conditions are implemented for the carrier densities n and p by using boundary conditions for the current densities  $J_n$  and  $J_p$  perpendicular to the interface.

$$J_n = -q \cdot v_n \cdot (n - n_0) \tag{8}$$

$$J_p = q \cdot v_p \cdot (p - p_0) \tag{9}$$

 $n_0$  and  $p_0$  are the equilibrium carrier concentrations at the surface defined by

$$n_0 = n_t \cdot exp\left(-\frac{\psi_s}{U_T}\right) \tag{10}$$

$$p_0 = n_i \cdot exp\left(\frac{\psi_s}{U_T}\right) \tag{11}$$

The surface recombination velocities  $v_n$  and  $v_p$  are modelled current dependent.

$$v_{n,p} = v_d + \sqrt{\frac{2 k T}{m_{n,p}^* \pi \eta_{n,p}}} \cdot \frac{exp\left(-v_d^2 \left(\frac{m_{n,p}^* \eta_{n,p}}{2 k T}\right)\right)}{1 + erf\left(v_d \sqrt{\frac{m_{n,p}^* \eta_{n,p}}{2 k T}}\right)}$$
(12)

Here  $m^*$  is the effective mass for either electrons or holes,  $\eta_{n,p}$  is an 'non-ideality' factor, which accounts for changes in the band structure at the interface and  $v_d$  is the drift velocity defined by

$$v_d = \frac{J_{n,p}}{q \cdot (n,p)} \tag{13}$$

This formulation avoids an unrealistic accumulation of carriers at large forward biased Schottky contacts and so leads to better results in those cases. A detailed derivation of this model can be found in [5].

## Process Models

To provide user-friendly use of MINIMOS for GaAs simulation various process parameters like implantation statistics and diffusion coefficients for various dopants have been implemented based on Monte Carlo calculations with PROMIS [6].

#### Device Geometries

For an efficient simulation of GaAs devices it is necessary to simulate different nonplanar geometries like recessed gate or T-gate MESFETs. Various enhancements had to be made to allow the simulation of these nonplanarities with MINIMOS 5 which was able to simulate nonplanar MOS structures [7]. Fig. 1 shows shape of the source, the gate and the drain contact of a T-gate MESFET whereas one can see a recessed gate device with the recessed semiconductor surface in Fig. 2. The figures are not on the same scale in all three space dimensions.



Fig. 1



Fig. I

#### Results

As an example an n-channel MESFET with 2.5 micron long recessed gate was chosen. The depth of the recess is 0.07 micron and the thickness of the semi-conductor layer is 0.35 micron. The device was biased with 0.6 V as drain and -1.0 V on gate. The Schotthy burrier height is 0.85 V. Fig. 3 shows the doping profile of the server. This MESFET was simulated with silicon as substrate material on the our hand and with GaAs on the other hand.





Fig. 3

Fig. 4 shows the electron distribution in the silicon MESPET with the depletion region under the gate. One can see that this device has a well conducting channel with an electron concentration in the order of 1018. The GaAs MESFET works in the subthreshold regime at this bias. Fig.5. shows that the drained is completely depleted down to the interface.



#### Acknowledgement

This work was supported by the research laboratories of Siemms AG in Munich, FRG and by DIGITAL EQUIPMENT CORPORATION in Hudson, USA.

## References

- [1] SELBERHERR S., Analysis and Simulation of Semiconductor Devices, ISBN 3-211-81800-6, Springer, Wien-New York, 1984.
- [2] BANSCH W., SELBERHERR S., "MINIMOS J: A MOSFET Simulator that Includes Energy Balance", IEEE ED-31, No. 3,1987
- [3] PENG Y., HINTZ A., "Simulation of Submicrometer GaAs 61E5FET's Using a Full Dynamic Transport Model" JEEE ED-25, No. 2,1988-
- [4] SZE S.M., Physics of Semiconductor Devices, ISBN 8-07-062886-1, McGraw-Hill. 1983.
- [5] NYLANDER J.O., MASSZI F., SELBERHERR S., BERG S. "Computer Simulations of Schottky Contacts with a Non-Constant Recombination Velocity", Saint-State Electronies, Vol. 32, No. 3, 1989.
- [6] HOBLER G., "Multiple Use of Trajectories in Monte Carlo Ion Implantation Simulation", Proc. NASECODE VI Conf., 1989.
- 17] THURNER M., "Decidimensionals Modellierung von MOS Transistoren", Dissertation, Technical University Votina, 1988.