

Design Optimization of Multi-Barrier Tunneling Devices Using the Transfer-Matrix Method

A. Gehring, T. Grasser, and S. Selberherr

Institute for Microelectronics, TU Vienna, Gusshausstrasse 27–29, A-1040 Vienna, Austria
Phone: +43-1-58801/36016, Fax: +43-1-58801/36099, Email: Gehring@iue.tuwien.ac.at

I. Introduction

Multi-barrier tunneling devices propose a possibility to boost the density and performance of non-volatile memory cells. Phase-State Low Electron Device Memory (PLEDM) cells have been presented by Nakazato et al. in [1] and promising results have been reported in [2], [3], [4], and [5]. The principle of a PLEDM is to put a PLED transistor (PLEDTR) on top of the gate of a conventional MOSFET, see Fig. 1. The charge on the Memory Node is provided by tunneling of carriers through a stack of Si_3N_4 barriers sandwiched between layers of intrinsic silicon. Upper and lower barriers prevent diffusion from the poly-Si contacts, while the middle barrier blocks tunneling current in the off-state. In the on-state the energy barriers are heavily suppressed by the voltage on the Word Line, causing tunneling current to flow at the interface to the side gate oxide. Since the charge on the Memory Node is used to control the MOSFET transistor, the cell has gain and only a small charge is necessary to flip the state of the memory cell. The purpose of this paper is to investigate the effects of device design related issues on the performance of such PLEDTR-based memory cells.

II. Tunneling Model

In common device simulators tunneling is usually taken into account by a Fowler-Nordheim analytical formula or a more sophisticated WKB or Gundlach approximation [6]. However, those models are bound to fail for energy barriers which are not of triangular or trapezoidal shape. Additionally, the effect of resonances due to quasi-bound states can only be reproduced within the Gundlach model, but again only for trapezoidal barriers [7]. Thus, the PLEDM device needs a more rigorous approach, including the solution of the Schrödinger equation in the barrier region. Such a solution can be found using the Transfer-Matrix method. This formalism is based on the work of Tsu and Esaki on resonant tunneling diodes, see for example [8]. Descriptions can also be found in [9], [10], and [11]. The main principle is to replace an energy barrier of arbitrary shape by a series of rectangular energy barriers. Following the work of Tsu and Esaki, the tunneling current can be written as

$$J_t = \frac{4\pi m q k_B T}{h^3} \int_{E_{min}}^{\infty} T C(E) \cdot \ln \left[\frac{1 + \exp \left(\frac{E_{f,1} - E}{k_B T} \right)}{1 + \exp \left(\frac{E_{f,2} - E}{k_B T} \right)} \right] dE \quad (1)$$

where $E_{f,1}$ and $E_{f,2}$ denote the Fermi levels in the Data Line and the Memory Node, respectively. The integration is performed starting from the higher of the two conduction band edges in the Data Line and the Memory Node. The energy barrier is divided into several regions $i = 1, 2, \dots, n$ with constant potential V_i . The wave function in each region $\Psi_i(x)$ is written as the sum of an incident and a reflected wave, with A_i and B_i being their amplitudes, and k_i the complex wave number

$$\Psi_i(x) = A_i \exp(jk_i x) + B_i \exp(-jk_i x) \quad k_i = \frac{\sqrt{2m_i(E - V_i)}}{\hbar}. \quad (3)$$

The boundary conditions for energy and momentum conservation

$$\Psi_i(x-) = \Psi_{i+1}(x+) \quad (4)$$

$$\frac{1}{m_i} \frac{d\Psi_i(x-)}{dx} = \frac{1}{m_{i+1}} \frac{d\Psi_{i+1}(x+)}{dx} \quad (5)$$

yield relations between the wave amplitudes in region n and $n + 1$ which lead to

$$\begin{pmatrix} A_n \\ B_n \end{pmatrix} = \underline{T} \cdot \begin{pmatrix} A_1 \\ B_1 \end{pmatrix} = \begin{pmatrix} T_{11} & T_{12} \\ T_{21} & T_{22} \end{pmatrix} \cdot \begin{pmatrix} A_1 \\ B_1 \end{pmatrix} \quad (6)$$

with \underline{T} being the transfer matrix. If it is assumed that there is no reflected wave in region n and the amplitude of the incident wave is unity ($A_1 = 1$ and $B_n = 0$), the tunneling coefficient $TC(E)$ can be written as [10]

$$TC(E) = \frac{k_n(E) \cdot m_1}{k_1(E) \cdot m_n} \cdot |A_n(E)|^2 \quad (7)$$

The main shortcoming of the Transfer-Matrix method is the assumption of vanishing charge density in the barrier regions. The silicon layers are effectively replaced by insulating layers with the band edge energy and permittivity of silicon. This assumption is somewhat justified by the fact that usually, intrinsic silicon is used for the silicon layers between the barriers [5]. The self-consistent contribution from the carrier charge in the insulating layers is also neglected. Only [12] gives an expression for the electron density for quasi-bound states within oxides for the case of an applied bias using the Green function formalism. Problems arise from the fact that there is no clear defined Fermi energy in the barrier region. In resonant tunneling diodes, this problem is usually solved by assigning either the left or the right Fermi level to each region. However, this choice is somewhat arbitrary and so will be the results [11]. Despite these apparent drawbacks, the Transfer-Matrix method is usually the method of choice to simulate tunneling in multi-barrier structure, see for example [13], where it has successfully been applied to study the characteristics of a InGaP/GaAs resonant tunneling bipolar transistors, or [5] where Mizuta et al. calibrated a conventional drift-diffusion simulator to the results of Transfer-Matrix simulations.

III. Simulation Results

We used the results of [5] for a single Si_3N_4 barrier diode to calibrate our simulator and found good agreement to their data, see Fig. 2. Fig. 3 and 4 show plots of the transmission coefficient and the electron wave function for a certain energy level at an applied voltage of the Word Line of 2V. It can be seen that there are various resonances which correspond to quasi-bound states within the energy wells. These resonances contribute heavily to the total current and must be resolved with high accuracy. An energy grid in the range of peV has to be used in these regions. Electron and hole tunneling processes have been considered, where electron and hole masses of $0.5 m_0$ and $0.8 m_0$ have been used. The Si_3N_4 barrier was modeled with a barrier height of 5eV and a conduction band offset of 2eV to the Si conduction band edge with the dielectric permittivity being 7.5.

We investigated the effect of the position and size of the central shutter barrier as well as the effect of shrinking the stack width on the $I_{\text{on}}/I_{\text{off}}$ ratio of the device. We assumed two cell states: an on-state with 3V applied on the Data Line and the Word Line, and an off-state with 0.8V applied on the Memory Node and 0V on the Word Line. The PLEDTR had a stack width of 180nm and a stack height of 100nm. The thickness of the upper and lower barriers was set to 2nm. The thickness of the side gate oxide was 3nm.

A. Position and Thickness of the Central Shutter Barrier (CSB)

Fig. 5 and Fig. 6 show the effect of different Central Shutter Barrier thicknesses. While the on-current is hardly influenced by the different thicknesses, the off-current is very sensitive to it. Also, the position of the CSB is critical, because for a CSB located near the memory node, the energy barrier will be reduced in the off-state by the charge on the memory node. If, on the other hand, the CSB is placed near the Data Line, the energy barrier is not suppressed and the off current is much lower. The effect on the on-current is visible, but much lower as compared to the off-current. Such an asymmetry in the I-V characteristics for asymmetric source and drain barrier arrangements has already been experimentally observed by [5].

B. Width of the Barrier Stack

In [14] the feasibility of very narrow silicon-insulator stacks is shown. We investigated the effect of shrinking the stack width on the device performance. Fig. 7 and Fig. 8 show simulation results for a stack width of 140 nm down to below 20nm. It can be seen that the I_{on}/I_{off} characteristics is greatly improved by the decreasing width. The current in the on-state, which mainly floats as a surface current near the Word Line, is not reduced by the decreased area. It even increases for very low stack widths. The off-current, on the other hand, is directly proportional to the stack area and can be significantly suppressed by shrinking the stack width.

IV. Conclusion

We show quantum-mechanical simulations of a recently proposed PLED multi-barrier tunneling device by incorporating the Transfer-Matrix formalism into the two-dimensional device simulator MINIMOS-NT. Simulation results showed that the device performance in terms of the I_{on}/I_{off} ratio can be optimized by choosing a proper arrangement of the barriers. In particular, placing the central shutter barrier near the Data Line gives better performance independent of the barrier thickness. The reason is that in the off-state, the voltage at the memory node reduces the barriers near the memory node, while it has hardly any influence on the barriers near the Data Line. The performance can also be increased by shrinking the stack width. Reducing the stack width leads to lower off-current, but hardly influences the on-current. The on-current flows only at the interface to the side gate oxide, while the off-current flows through the whole stack area. An on-current of 10^{-7}A and an off-current of as low as 10^{-38}A can be reached, values which well correspond to results reported in [2].

Acknowledgment

We thank Dr. Cheong from the Samsung Advanced Institute of Technology for valuable suggestions.

References

- [1] K. Nakazato, P. J. A. Piotrowicz, D. G. Hasko, H. Ahmed, and K. Itoh, "PLED - Planar Localised Electron Devices," in *Intl.Electron Devices Meeting*, pp. 179–182, 1997.
- [2] H. Mizuta, K. Nakazato, P. J. A. Piotrowicz, K. Itoh, T. Teshima, K. Yamaguchi, and T. Shimada, "Normally-off PLED (Planar Localised Electron Device) for non-volatile memory," in *Symposium on VLSI Technology Digest of Technical Papers*, pp. 128–129, 1998.
- [3] N. Nakazato, K. Itoh, H. Mizuta, and H. Ahmed, "Silicon Stacked Tunnel Transistor for High-Speed and High-Density Random Access Memory Gain Cells," *Electronics Letters*, vol. 35, pp. 848–850, May 1999.
- [4] K. Nakazato, K. Itoh, H. Ahmed, H. Mizuta, T. Kisu, M. Kato, and T. Sakata, "Phase-state Low Electron-number Drive Random Access Memory (PLEDM)," in *International Solid-State Circuits Conference*, 2000.
- [5] H. Mizuta, M. Wagner, and K. Nakazato, "The Role of Tunnel Barriers in Phase-State Low Electron-Number Drive Transistors (PLEDTR)," *IEEE Trans.Electron Devices*, vol. 48, no. 6, pp. 1103–1108, 2001.
- [6] A. Shanware, J. P. Shiely, and H. Z. Massoud, "Extraction of the Gate Oxide Thickness of N- and P-Channel MOS-FETs Below 20 Å from the Substrate Current Resulting from Valence-Band Electron Tunneling," in *Intl.Electron Devices Meeting*, pp. 815–818, 1999.
- [7] K. Gundlach, "Zur Berechnung des Tunnelstroms durch eine trapezförmige Potentialstufe," *Solid-State Electron.*, vol. 9, pp. 949–957, 1966.
- [8] R. Tsu and L. Esaki, "Tunneling in a Finite Superlattice," *Appl.Phys.Lett.*, vol. 22, no. 11, pp. 562–564, 1973.
- [9] M. O. Vassell, J. Lee, and H. F. Lockwood, "Multibarrier Tunneling in $\text{Ga}_{1-x}\text{Al}_x\text{As}/\text{GaAs}$ Heterostructures," *J.Appl.Phys.*, vol. 54, no. 9, pp. 5208–5213, 1983.
- [10] Y. Ando and T. Itoh, "Calculation of Transmission Tunneling Current Across Arbitrary Potential Barriers," *J.Appl.Phys.*, vol. 61, pp. 1497–1502, February 1987.
- [11] D. K. Ferry and S. M. Goodnick, *Transport in Nanostructures*. Cambridge University Press, 1997.
- [12] S. Datta, "Nanoscale Device Modeling: the Green's Function Method," *Superlattices & Microstructures*, vol. 28, no. 4, pp. 253–278, 2000.
- [13] H.-J. Pan, S.-C. Feng, W.-C. Wang, K.-W. Lin, K.-H. Yu, C.-Z. Wu, L.-W. Laih, and W.-C. Liu, "Investigation of an InGaP/GaAs Resonant-Tunneling Heterojunction Bipolar Transistor," *Solid-State Electron.*, vol. 45, pp. 489–494, 2001.
- [14] H. Fukuda, J. L. Hoyt, M. A. McCord, and R. F. W. Pease, "Fabrication of Silicon Nanopillars Containing Polycrystalline Silicon/Insulator Multilayer Structures," *Appl.Phys.Lett.*, vol. 70, no. 3, pp. 333–335, 1997.




Fig. 1: The PLEDM device.




Fig. 2: Calibration to literature data.




Fig. 3: Transmission coefficient.




Fig. 4: Electron wave function.




Fig. 5: I_{on} and I_{off} for different CSB thicknesses.




Fig. 6: I_{on}/I_{off} for different CSB thicknesses.




Fig. 7: I_{on} and I_{off} for different stack widths.




Fig. 8: I_{on}/I_{off} for different stack widths.