A Methodology for Deep Sub-0.25 μm CMOS Technology Prediction

Vassil Palankovski, Nadya Belova, Tibor Grasser, Helmut Puchner, Member, IEEE, Shelton Aronowitz, and Siegfried Selberherr, Fellow, IEEE

Abstract—We present a novel methodology for characterization of sub-quartermicron CMOS technologies. It involves process calibration, device calibration employing two-dimensional device simulation and automated Technology Computer Aided Design (TCAD) optimization and, finally, transient mixed-mode device/circuit simulation. The proposed methodology was tested on 0.25 μm technology and applied to 0.13 μm technology in order to estimate ring oscillator speed. The simulation results show an excellent agreement with available experimental data.

Index Terms—Calibration, CMOS technology, mixed-mode device/circuit simulation, simulation software, TCAD.

I. INTRODUCTION

THE manufacturing process with shrinking technology is becoming so complicated that using simulation in a predictive manner has been recognized as an integral part of any advanced technology development. In order to satisfy predictive capabilities the simulation tools must capture the process as well as device physics. Before going to final production runs one can optimize the process steps and estimate device performance characteristics such as threshold voltage, saturation current, leakage current and circuit speed.

Several tools for simulation of semiconductor technology (e.g., [1], [2]) as well as semiconductor devices (e.g., [3]–[6]) are well established for device engineering applications. The two-dimensional device simulator MINIMOS-NT is equipped with an extensive mixed-mode circuit capability including modeling of distributed devices [7]. It works in an automated device optimization framework [8]. This allowed creation of a novel methodology for very deep sub-micron technology characterization.

In the following two sections the methodology is explained and the simulation results are presented.

II. METHODOLOGY

The technology characterization system implemented at LSI Logic has been successfully used for 0.25 μm and 0.18 μm technologies. This system included previous technology process and device calibration, creation of new technology extrapolation and optimization with TSUPREM4 [1] and MEDICI [3], respectively, sensitivity analysis and Monte Carlo statistical analysis and, finally, gate delay estimation using a compact physical model in HSPICE [9]. For 0.13 μm technology, the HSPICE physical model failed to fit the current–voltage (I–V) characteristics extracted by MEDICI and it was impossible to estimate the gate delay characteristic of that technology using the old methodology.

In our new approach the process calibration part was kept the same while device simulation was performed by MINIMOS-NT in the SIESTA optimization TCAD framework [8]. The same distributed devices are then employed in transient mixed-mode device/circuit simulation to predict circuit performance. The calibration procedure involved devices of gate lengths in the range from 0.2 μm to 1 μm for 0.25 μm technology and from 0.115 μm to 0.7 μm for 0.13 μm technology, while the circuit simulation was performed with the nominal devices.

A. Device Fabrication and Process Calibration

The process simulation starts from the blank wafer to the final device and reflects real device fabrication as accurately as possible. All implant profiles, e.g., LDD, Vt-adjust, source/drain pocket implants as well as annealing steps were calibrated to one-dimensional SIMS profiles. Process calibration is completed when the threshold voltage—gate length characteristic (Vt–Lg) matches experimental data which indicates that the simulation includes advanced device behavior such as the reverse short channel effect (RSCE). It is necessary to include the Vt–Lg characteristic into the process calibration loop because any change in process conditions would affect the electrical data (Vt) of the device. A Monte Carlo procedure was used for accurate simulation of the large angle low dose implants and TSUPREM4 was invoked for the thermal and topological steps. The threshold voltage simulation was performed by MEDICI. The gate length Lg, gate width Wg, optical gate oxide thickness Tox and applied voltage Vdd for the investigated technologies are summarized in Table I.

B. Device Calibration

We use the SIESTA TCAD framework to perform an automated device calibration operation without user interaction during the optimization process. Our optimization strategy is based on an iterative method where the performance metric is gradually improved using gradient information of the design parameters. The goal is to find a combination of physical parameters within a specified range that delivers the best performance metric.
The physical models in MINIMOS-NT are well calibrated [11], especially for silicon-based devices. There are only a few technology dependent model parameters that can be used for calibration purposes. One parameter is the gate workfunction difference $E_{W}$, which depends on the interface charges at the Si/SiO$_2$ interface and the properties of the polysilicon gate. Other parameters are from the mobility models (1) and (2), which strongly depend on the quality of the Si/SiO$_2$ interface and electric field distribution in the channel. The high-field mobility models (2), must be used carefully, because their parameter values, e.g., the carrier saturation velocities at 300 K, $v_{sat}$, cannot generally be used as fitting parameters. The mobility models used are

$$\mu_{L,I}^{LS} = \mu_{n,I}^{ref} + \left(\frac{\mu_{n,I}^{L,F} - \mu_{n,I}^{ref}}{1 - F(y)}\right) \cdot \frac{1}{1 + F(y)} \right) \cdot \frac{S_{n,I}^{ref}}{S_{n,I}} \cdot \beta_{n,I}, \quad \nu = n, p (1)$$

$$\mu_{n,I}^{LSEF} = \frac{2 \cdot \mu_{n,I}^{LS} \cdot F_{n,I}}{1 + \left(1 + \left(2 \cdot \mu_{n,I}^{LS} \cdot F_{n,I} \cdot \frac{v_{sat}^{ref}}{v_{sat}}\right)^{1/3} \right)} (2)$$

Here $\mu_{n,I}^{L,F}$ incorporates lattice mobility reduction due to ionized impurity scattering, $\mu_{n,I}^{LS}$ adds surface scattering and $\mu_{n,I}^{LSEF}$ gives the final mobility including high-field reduction effects. $F(y)$ is a function giving the depth dependence, $F_{n,I}$ are the driving forces for carrier $\nu$ and $S_{n,I}$ are the pressing forces equal to the magnitude of the normal field strength at the interface if the carriers are attracted by the interface, otherwise zero [11].

The physical parameters used in the optimization procedure and their final values are summarized in Table II. After reading a given set of parameters for optimization, the simulations are performed by MINIMOS-NT to obtain $I_{D,sat}(I_D \circledast V_{dd})$ and $I_{D,sat}(I_D \circledast V_I)$ for all devices of different gate lengths (see Table I). The results are then compared to experimental data. The saturation current is adjusted to the experimental one at applied voltages ($V_d = V_g = V_{dd}$), while the

**TABLE I**

**TABLE II**
threshold voltage is fitted implicitly. Because threshold voltages $V_t$ are measured at calculated current $I_{D,t} = (0.1 \cdot W_g/L_g) \mu A$, the optimizer adjusts the drain current to this value at applied $V_d = V_{dd}$ and $V_g = V_t$. This approach turned out to be more effective in two aspects. The matrices solved for the device simulation are much better conditioned with voltage boundary condition. Additionally it gives comparatively small relative errors for the threshold voltage. We found errors of $10$–$15\%$ in $I_{D,t}$ correspond to errors of less than $2\%$ in $V_t$.

The SIESTA setup allows a simultaneous calibration, using the same model set and set of model parameters, of $I_D$ and $V_t$ to the measured values for several devices of different gate lengths with minimum global error [10].

The proposed methodology of device calibration was tested on $0.25 \mu m$ technology. 11 NMOS and 11 PMOS devices, respectively, were simulated at $V_{dd}$ and $V_t$. The NMOS and PMOS device calibration is performed separately because the model parameters are different. The parameter ranges are varied within $50\%$ of the default values. In Fig. 1 the NMOS calibration results are presented. Fig. 1(a) actually shows threshold voltage calibration results by presenting the drain current at $V_t$ versus gate length. Fig. 1(b) illustrates the saturation drain current for different gate lengths. The same dependencies for PMOS are shown in Fig. 2. The agreement achieved is within $2\%$ for $V_t$ and $I_{D,sat}$.

C. Circuit Simulation

High speed operation is a key challenge for devices for the rapidly growing portable electronics market. In CMOS digital circuits with static logic, the average gate delay time of a simple inverter chain provides a useful metric for the overall circuit speed. On a test chip a ring oscillator circuit, consisting of a finite inverter chain with the output fed to the input (see Fig. 3 for a circuit with five stages), is often used. By determining the oscillation frequency $f_0$ of such a ring circuit the average gate delay time $t_d$ of one inverter stage can be calculated using

$$ t_d = \frac{1}{2 \cdot n \cdot f_0} $$

with $n$ being the number of stages.

Our device simulator MINIMOS-NT is equipped with extensive mixed-mode capability including distributed devices. This allows insight into the performance of devices under realistic dynamic boundary conditions imposed by a circuit. However circuit simulation with distributed devices is rather demanding on computational resources. Therefore using the device simulator for circuits became necessary only for the deep sub-micron technologies where the physics-based compact model in HSPICE is not effective anymore.

The $I_d$–$V_g$ characteristics simulated by MEDICI and MINIMOS-NT were compared. Excellent agreement (see Fig. 4) should provide comparable gate delay times obtained by HSPICE and MINIMOS-NT. In Fig. 5, the MINIMOS-NT simulation results of the $0.25 \mu m$ ring oscillator circuit with five stages are shown. The interconnect capacitances $C_L$ are $5.11 \text{ fF}$. The simulation was carried out in transient mixed-mode using basic drift-diffusion (DD) equations. As one can see in Fig. 5 the gate delay is $29.5 \text{ ps/stage}$ which is in a very good agreement with the experimental $32 \text{ ps/stage}$ and with the $28.6 \text{ ps/stage}$ extracted by the HSPICE physical model.

To explore how many stages are sufficient to guarantee accurate results at minimum computational cost, ring oscillator circuits with three, five and seven inverter stages were simulated. As shown in Table III, a simulation with five stages is sufficient to achieve the same results for the circuit speed as in simulations with more stages. Table III also includes the computer resource expenses for various numbers of ring oscillator stages simulated on a Sun Ultra2 workstation with a clock frequency of $450 \text{ MHz}$. 

![Fig. 3. Circuit diagram of a five stage ring oscillator.](image)

![Fig. 4. Comparative simulation of a 0.25 $\mu m$ NMOS $I_{d}–V_g$ characteristics using MEDICI and MINIMOS-NT.](image)
III. CHARACTERIZATION OF THE 0.13 μm TECHNOLOGY

As stated above, for 0.13 μm technology the HSPICE physical model failed to fit the $I-V$ characteristics extracted by MEDICI and it was impossible to estimate the gate delay characteristic of that technology using the old methodology. Fig. 6 shows a comparison between device simulation results from MINIMOS-NT and MEDICI, which are in comparatively good agreement, but very different from the best fit achieved with HSPICE.

Thus, a new approach was applied, in which the process calibration part was kept unchanged and the device simulation and calibration were performed by MINIMOS-NT in the SIESTA optimization TCAD framework. The same distributed devices are then employed in a transient mixed-mode device/circuit simulation, instead of using the MEDICI-HSPICE combination.

TABLE III

<table>
<thead>
<tr>
<th>stages</th>
<th>delay time [ps]</th>
<th>time steps</th>
<th>matrix size</th>
<th>CPU time</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>26.0</td>
<td>120</td>
<td>28 140</td>
<td>7 hours</td>
</tr>
<tr>
<td>5</td>
<td>29.5</td>
<td>120</td>
<td>46 900</td>
<td>12 hours</td>
</tr>
<tr>
<td>7</td>
<td>29.6</td>
<td>120</td>
<td>65 660</td>
<td>19 hours</td>
</tr>
</tbody>
</table>

Fig. 6. Comparative simulation of a 0.13 μm NMOS $I_{ds}-V_{gs}$ characteristics at $V_{TSS} = 0.1$ V and $V_{TSS} = 1.5$ V using MEDICI, HSPICE and MINIMOS-NT.
Fig. 9. Electron velocity overshoot in the channel of 0.13 \mu m and 0.7 \mu m NMOS devices.

The calibrated system, comprising of process simulators (TSUPREM4–MEDICI) and device simulators (SIESTA–MINIMOS-NT), was applied to 0.13 \mu m technology. Eight NMOS and eight PMOS devices, respectively, of different gate lengths (see Table I) were considered. Device calibration was completed in about eight CPU-hours. Good agreement with measured data was achieved for NMOS (Fig. 7) as well as for PMOS (Fig. 8). However the saturation velocity (v_{\text{sat}}) resulting from the calibration is \sim 20\% higher than the default value of v_{\text{sat}} = 10^7 \text{ cm/s} (see Table II). Therefore, we performed a comparative hydrodynamic (HD) simulation. Fig. 9 demonstrates significant velocity overshoot over the greater part of the channel length in the nominal 0.13 \mu m NMOS device compared to the overshoot observed in the 0.7 \mu m device. In DD simulation this overshoot effect can be accounted for by increasing v_{\text{sat}} [12]. Such a change will only slightly influence the long channel devices, but will have a large effect on the short channel ones. Thus, the high value of v_{\text{sat}} in our calibration is justified considering that DD simulations were performed.

The calibrated model parameters were used for the circuit simulation. The interconnect capacitances C_L are 3.8 fF. The node voltages of a five stage ring oscillator circuit are depicted in Fig. 10. The simulated inverter delay time is 15.2 ps/stage. In Fig. 11 the gate delay times extracted from several ring oscillators, each with 119 inverter stages (solid line represents the mean value) are compared to simulations (filled circles) performed for two calibrated wafers. The predicted gate delays are within the scatter range of the measured data.

IV. CONCLUSION

A new methodology was established for deep sub-quartermicron technology characterization. The new approach includes process calibration performed by TSUPREM4–MEDICI, device calibration carried out by MINIMOS-NT in the SIESTA optimization framework and, finally, mixed-mode circuit simulation with distributed devices made by MINIMOS-NT. The methodology was tested and the tools were calibrated with a 0.25 \mu m technology. The approach was applied to a 0.13 \mu m technology characterization. Predicted ring oscillator speed is in excellent agreement with experimental data.

This system can be extremely beneficial in the early stages of process development for estimation of device performance.

ACKNOWLEDGMENT

The authors wish to thank J. Cervenka for his work on triangular grid generation used in the conversion of process simulation output to input for device simulation with MINIMOS-NT.

REFERENCES


Vassil Palankovski was born in Sofia, Bulgaria, in 1969. He received the M.S. degree in electrical engineering from the Technical University of Sofia, Bulgaria, in 1993 and the Ph.D. degree in technical sciences from the Technische Universität Wien, Austria, in 2000. In 1997, after having worked for three years in the telecommunications field, he joined the Institut für Mikroelektronik, Technische Universität Wien, where he is currently working as a Post-Doctoral Researcher. In Summer 2000, he held a visiting research position at LSI Logic Corporation, Milpitas, CA. His scientific interests include device and circuit simulation, heterostructure device modeling, and physical aspects in general.

Nadya Belova, photograph and biography not available at the time of publication.

Tibor Grasser was born in Vienna, Austria, in 1970. He received the M.S. degree in engineering and the Ph.D. degree in technical sciences from the Technische Universität Wien, Austria, in 1995 and 1999, respectively. He joined the Institut für Mikroelektronik in April 1996. From October to December 1997, he was with Hitachi Ltd., Tokyo, Japan, as a Visiting Research Engineer. In February 1998, he was appointed Assistant Professor at the Institut für Mikroelektronik. His scientific interests include circuit and device simulation, device modeling, and physical and software aspects in general.

Helmut Puchner (M’92) was born in Steyr, Austria, in 1968. He received the M.S. degree in electrical engineering and the Ph.D. degree (with honors) from the Technische Universität Wien (TU Wien), Austria, in 1992 and 1996, respectively.

He joined the Institut für Mikroelektronik, TU Wien, in October 1992 where he was working on diffusion models for polycrystalline silicon as well as crystalline silicon. Since 1997, he has been with LSI Logic, Santa Clara, CA, as Staff Engineer working on the latest transistor technologies. He has published 27 scientific papers in the field of semiconductor simulation and manufacturing, holds three U.S. patents, and has 12 U.S. patent applications pending.

Dr. Puchner is a member of the Materials Research Society.

Sheldon Aronowitz, photograph and biography not available at the time of publication.

Siegfried Selberherr (M’79–SM’84–F’93) was born in Klosterneuburg, Austria, in 1955. He received the M.S. degree in electrical engineering and the Ph.D. degree in technical sciences from the Technische Universität Wien (TU Wien), Austria, in 1978 and 1981, respectively.

He has been holding the “Venia Docendi” on computer-aided design since 1984. Since 1988, he has been the Head of the Institut für Mikroelektronik, TU Wien, and since 1999 has been the Dean of the Fakultät für Elektrotechnik, TU Wien, Austria. His current topics are modeling and simulation of problems for microelectronics engineering.