TWO-DIMENSIONAL PHYSICAL AC-SIMULATION OF GAAS HBTS

Vassil Palankovski, Marin Hristov*, Philipp Philippov*

Advanced Materials and Device Analysis Group, Institute for Microelectronics, Technical University Vienna, Gusshausstrasse 27-29, 1040 Vienna, Austria, phone: +43 1 58801 36017, e-mail: palankovski@iue.tuwien.ac.at *Dept. of Microelectronics, FETT, TU-Sofia, 8 Kl. Ohridski Str., 1797 Sofia, Bulgaria

In this work, results from fully two-dimensional physical device simulation of Gallium Arsenide (GaAs) heterostructure bipolar transistors (HBTs) are presented. Scattering parameters (S-parameters) are directly obtained from small-signal AC-analysis of real devices. A comparison reveals very good agreement with measured data.

Keywords: GaAs HBTs, physical modeling, device simulation

1. Introduction

Heterojunction Bipolar Transistors (HBTs) are among the most advanced semiconductor devices today. Two-dimensional device simulation proved to be valuable for understanding the underlying device physics [1] and for improving the device reliability [2]. Bias-dependent S-parameters hold the full small-signal RF-information about the device behavior and allow process control beyond the information about the DC-quantities.

There are several approaches to compute bias-dependent S-parameters, e.g. [3, 4], applying quasi-static or equivalent-circuit parameter models. These approaches employ transformations in the time domain to extract S-parameters. All these methods are both more CPU-time consuming (steady-state has to be reached for each bias and frequency) and more inaccurate (only a limited number of time-steps in reasonable CPU-time, equivalent-circuit approximation, etc.) compared to AC-analysis [5]. We implemented a feature for direct extraction of either extrinsic or intrinsic (de-embedded) S-parameters from AC-simulation in the three-dimensional device simulator Minimos-NT [6]. Thus, we use a combination of rigorous modeling of III-V semiconductor materials and the ability to simulate in the frequency domain.

2. Modeling Issues

Minimos-NT is a multi-dimensional device simulator, which deals with different complex structures and materials. Various physical effects, such as doping-induced bandgap narrowing, surface recombination, transient trap recombination, self-heating, and hot electron effects, are taken into account. Non-trivial modeling issues, such as enhanced electron mobility in the p-GaAs base and carrier transport through heterointefaces, are carefully resolved. The models are based on experimental or/and Monte Carlo simulation data and cover the whole material composition range for ternary compounds. The model parameters are checked against several independent HEMT and HBT technologies to obtain one concise set used in all simulations. The

efficiency is proven by hydrodynamic DC-simulations with self-heating, e.g. as shown in Fig. 1.




Figure 1. Forward Gummel plots at $V_{CB} = 0$ V for GaAs HBT (left): Comparison with measurement data at 296 K and 376 K. Output characteristics (right): Simulation with and without self-heating (SH) compared to measurement data at constant I_B stepped from 0.1 to 0.5 mA.

3. AC-SIMULATION EXAMPLE

By means of two-dimensional device AC-simulation, S-parameters are extracted for a one-finger InGaP/GaAs HBT with emitter area of 3 μ m \times 30 μ m. Fig. 2 shows the simulated device structure and the pad parasitics (capacitances and inductances) in the two-port pad parasitic equivalent circuit, which is used to transform the intrinsic parameters to extrinsic ones. The parasitics result from measurements of open/short thru-test-structures [7]. The pad capacitances are $C_{pBE} = 150$ fF, $C_{pCE} = 75$ fF, and $C_{pBC} = 24$ fF, while the parasitic inductance values are $L_E = 1$ pH, $L_B = 75$ pH, and $L_C = 50$ pH. Any resistive parasitics are neglected, since we consider a rather small device and, therefore, only low currents.

The combined smith/polar charts in Fig. 3 show a comparison of simulated and measured S-parameters at $V_{CE}=3$ V and $V_{CE}=3.5$ V, with current densities $J_{C}=2\times10^3$ A/cm², $J_{C}=8\times10^3$ A/cm², and $J_{C}=15\times10^3$ A/cm², respectively, for the frequency range between 50 MHz and 10 GHz.

4. COMPUTATIONAL EFFORT

The AC-simulation takes about 200 s CPU-time on a 2.4 GHz Linux Pentium machine for S-parameters computation with 20 frequency steps. For comparison, the conventional small-signal equivalent-circuit approach [3] takes about 590 s CPU-time at the same machine for 200 time steps at a given frequency. The time for post-

processing of the transient simulation results to obtain the S-parameters at all frequencies is not included.




Figure 2. Simulated device structure together with pad parasitics used for S-parameter calculation.

5. CONCLUSION

The quality and the efficiency of our approach are demonstrated by the good agreement between simulated and measured data and the speed-up achieved. At this instance, the shown approach enables further extensive optimization tasks with hundreds of runs in a reasonable time. In addition, the two-dimensional physical simulation allows for a direct relation between the material properties and the high-frequency device behavior.

ACKNOWLEDGMENT

This is a co-operative work within the MINOS European network. Support from the Austrian Science Fund FWF, START Project No. Y247-N13 is acknowledged.

REFERENCES

- [1] Palankovski V., Schultheis R., and Selberherr S., "Simulation of Power Heterojunction Bipolar Transistors on Gallium Arsenide", 2001, IEEE Trans. Electron Devices, vol.48, no.6, pp.1264-1269
- [2] Palankovski V. and Quay R., Analysis and Simulation of Heterostructure Devices, Wien, New York: Springer, 2004.
- [3] Quay R., Reuter R., Palankovski V., and Selberherr S., "S-Parameter Simulation of RF-HEMTs", 1998, in EDMO (Manchester), pp.13-18
- [4] Anholt R., "HBT S-Parameter Computations Using G-PISCES-2B", 1999, GaAs Simulation and Analysis News, no.4, pp.1-4

- [5] Laux S., "Techniques for Small-Signal Analysis of Semiconductor Devices", 1986, IEEE Trans. Electron Devices, vol.ED-32, no.10, pp.2028-2037
- [6] Palankovski V., Quay R., and Selberherr S., "Industrial Application of Heterostructure Device Simulation", 2001, IEEE J. Solid-State Circuits, vol.36, no.9, pp.1365-1370 (invited)




Figure 3. S-parameters in a combined Smith chart (S11 and S22) and a polar graph (S_{21} and S_{12}) from 50 MHz to 10 GHz at $V_{CE} = 3$ V (left column) and $V_{CE} = 3.5$ V (right column), $J_C = 2 \times 10^3$ A/cm² (row 1), $J_C = 8 \times 10^3$ A/cm² (row 2), and $J_C = 15 \times 10^3$ A/cm² (row 3): Simulation (solid lines) vs. experiment (dashed lines).