Optimal Design for Carbon Nanotube Transistors

M. Pourfath, H. Kosina, and S. Selberherr
Institute for Microelectronics, TU Wien, Gußhausstraße 27–29/E360, A-1040 Wien, Austria
Phone: +43-1-58801/36031, Fax: +43-1-58801/36099, Email: pourfath@iue.tuwien.ac.at

Abstract—A numerical study of carbon nanotube field effect transistors is presented. To investigate transport phenomena in such devices the non-equilibrium Green’s function formalism was employed. Phenomena like tunneling and electron-phonon interactions are rigorously taken into account. The effect of geometrical parameters on the device performance was studied. Our results clearly show that device characteristics can be optimized by appropriately selecting geometrical parameters.

I. INTRODUCTION

A carbon nanotube (CNT) can be viewed as a rolled-up sheet of graphite with a diameter of a few nano-meters. Depending on the chiral angle the CNT can be either metallic or semiconducting. Semiconducting CNTs can be used as channels for field-effect transistors (FETs).CNTFETs have been studied in recent years as potential alternatives to CMOS devices because of their capability of ballistic transport.

Depending on the work function difference between the metal contact and the CNT, carriers at the metal-CNT interface encounter different barrier heights. Devices with positive [1] and zero [2] barrier heights were fabricated. The barrier height is defined as the potential barrier which is seen by carriers at the Fermi level in the metal. Therefore, in a device with zero barrier height, carriers with energies above the Fermi level of the metal reach the channel by thermionic emission and carriers with energies below the Fermi level have to tunnel to reach the channel. Devices with positive barrier heights have lower on-current and also suffer from ambipolar behavior [3, 4], while devices with zero barrier height theoretically [5] and experimentally [6] show better performance. In this work we focus on devices with zero barrier height for electrons. The barrier height for holes is given by the band gap of the CNT. Since the dispersion relations for electrons and holes are the same, our discussions are valid for holes as well.

Using the non-equilibrium Green’s function (NEGF) formalism quantum phenomena like tunneling, and scattering processes can be rigorously modeled. Here we extended our previous work [7] by including the effect of electron-phonon interaction in the calculations, considering large signal dynamic response, and investigating the influence of geometrical parameters. In the next section our methodology is described. Then the effect of different geometrical parameters on the device characteristics is analyzed, and methods for performance optimization are suggested.

II. APPROACH

In this section the models used to study the static and dynamic response of CNTFETs are explained.

A. Static Response

Based on the NEGF formalism we investigated the effect of device geometry on the performance of carbon nanotube field-effect transistors. We have solved the coupled system of transport and Poisson equations numerically. Due to quantum confinement along the tube circumference, carrier have bound wave functions around the CNT and can propagate along the tube axis. Under the assumption that the potential profile does not vary around the circumference of the CNT, sub-bands will be decoupled. In this work we assume bias conditions for which the first sub-band contributes mostly to the total current.

In the mode-space approach [8] the transport equation for each sub-band can be written as:

\[ G_{\tau,r}^{R,A}(E) = [EI - H_{\tau,r}(E) - \Sigma_{\tau,r}^{R,A}(E)]^{-1} \]

(1)

\[ G_{\tau,r}^{<,>}(E) = G_{\tau,r}^{R}(E) \Sigma_{\tau,r}^{<,>}(E) G_{\tau,r}^{A}(E) \]

(2)

In (1) an effective mass Hamiltonian was assumed. All our calculations assume a CNT with a band gap of 0.6 eV corresponding to a CNT with a diameter of \( d_{\text{CNT}} = 1.6 \text{ nm} \), and \( m^* = 0.05m_0 \) for both electrons and holes. A recursive Green’s function method is used for solving (1) and (2) [9]. The total self-energy in (1) consists of the self-energies due to the source contact, drain contact, and electron-phonon interaction, \( \Sigma^R = \Sigma^R + \Sigma^B + \Sigma^R_{\text{el-ph}} \). The self-energy due to electron-phonon interaction consists of the contribution of elastic and inelastic scattering mechanisms, \( \Sigma^> = \Sigma^>, + \Sigma^<_{\text{inel}} \). Assuming a single sub-band the electron-phonon self-energies are simplified to (3)-(6).

\[ \Sigma^>_{\text{el},(r,r)}(E) = D_{\text{el}}G^>_{\tau,r}(E) \]

(3)

\[ \Sigma^>_{\text{inel},(r,r)}(E) = \sum_{\nu} D^>_{\text{inel}} \]

(4)

\[ \Sigma^>_{\text{inel},(r,r)}(E) = \sum_{\nu} D^>_{\text{inel}} \]

(5)

\[ \Re m[\Sigma^R(E)] = \frac{1}{2\nu}[\Sigma^> - \Sigma^<] \]

(6)

where \( n_B \) is given by the Bose-Einstein distribution function. In general electron-phonon interaction parameters (\( D_{\text{el},\text{inel}} \)) depends on the diameter and the chirality of the CNT. The
modes are calculated as (7) and (8). The transport and Poisson equation is solved iteratively. The convergence of the electron-phonon self-energies, resulting in the density of states, respectively. We neglected the real part of the self-energy. In CNTs with diameters in the range of 21 nm to 24 nm, the energies of the these phonon modes, they do not degrade the performance considerably, whereas the RBM phonon mode can have a detrimental effect. However, due to weak electron-phonon coupling the RBM mode has a negligible effect at room temperature. The electron-phonon coupling is also weak for acoustic phonon (AP) modes. Therefore, short CNTFETs can operate close to the ballistic limit. Fig. 2 shows excellent agreement between simulation results and experimental data [6]. The result for the bias point $V_G = -1.3$ V is compared with the ballistic limit, which confirms the validity of nearly ballistic transport in short CNTFETs.

**B. Dynamic Response**

To investigate the dynamic response of the device we consider the device delay time defined as:

$$\tau = \frac{C_G V_{DD}}{I_{on}}$$

Here, $C_G = C_{GS} + C_{GD} + C_{GG}$ with $C_{GG}^{-1} = C^{-1}_{ins} + C_Q^{-1}$. The quantum capacitance is given by $C_Q = \frac{8\pi^2}{\hbar v_F} \approx 400\text{aF}/\mu\text{m}$, including the twofold band and spin degeneracy [13, 14]. The insulator capacitance, occurring between the tube and a plane, is given by [15]:

$$C_{ins} = \frac{2\pi\kappa e_0}{\cosh^{-1}(T_{ins}/R_{CNT} + 1)}$$

For the geometry parameters given in Fig. 1 $C_{ins} \approx 400\text{aF}/\mu\text{m}$. For a device with 50 nm channel length $C_{GG} \approx 10\text{aF}$. To calculate the gate-source and gate-drain parasitic capacitances we assumed the capacitance of two parallel plates, $C_{GS,GD} = \kappa_0 A/L_{S,D}$, (see Fig. 1). Even with a small total area of $A = 250 \text{nm} \times 40 \text{nm}$ and a larger spacer width of $L_{GS,GD} = 10 \text{nm}$ the parasitic capacitances $C_{GS} + C_{GD} \approx 260\text{aF}$ are much bigger than $C_{GG}$. As a result, $C_G \approx C_{GS} + C_{GD} = \kappa_0 A/(1/L_S + 1/L_D)$.

**III. Simulation Results**

In this section the effects of the gate-source spacer, gate-drain spacer, insulator thickness, and the insulator dielectric constant on the device characteristics are studied. Due to ambipolar behavior, in the off-regime the drain current of CNTFETs starts to increase [3, 6, 16]. To reduce this effect we have proposed to increase the gate-drain spacer [7]. When increasing $L_D$, the off-current decreases, while the on-current remains nearly unchanged, such that the $I_{on}/I_{off}$ ratio increases. By increasing $L_D$ the gate-drain parasitic capacitance decreases, which results in reducing the device delay time. Fig. 3 shows the effect of $L_D$ on the device delay time versus $I_{on}/I_{off}$. As shown, a significant performance improvement is achieved. The disadvantage of this method is that at low drain biases electrons have to tunnel through a thicker barrier to reach the drain contact, resulting in a smaller drain current (Fig. 4).

When increasing $L_S$, the gate-source parasitic capacitance is reduced, and so is the on-current. The band edge profile near the source contact plays an important role in controlling the total current. Increasing $L_S$ reduces the gate control of the band-edge profile near the source contact. Both the tunneling current and thermionic emission current contribute to the total current. Electrons with energies lower than the barrier height have to tunnel through the source-sided metal-CNT interface barrier to reach the channel while electrons
with energies higher than the barrier height are injected by thermionic emission. Since the tunneling probability decreases exponentially with the barrier width, the tunneling current decreases with increasing \( L_S \). However, the thermionic emission current is independent of the barrier width. The contribution of the tunneling current decreases with decreasing barrier height, while that of thermionic emission increases. Since \( \tau \) is proportional to the parasitic capacitance and inversely proportional to the on-current (9), there is an optimal value for \( L_S \), which minimizes \( \tau \). As shown in Fig. 5 the optimal value of \( L_S \) for the given material and geometrical parameters results in optimized device characteristics. It can be easily shown that the optimal value \( L_{S0} \), where \( \frac{\partial C}{\partial L} \mid_{L_{S0}} = 0 \), is achieved when \( \frac{1}{C_G} \frac{\partial C_G}{\partial L} \mid_{L_{S0}} = \frac{1}{r_{on}} \frac{\partial r_{on}}{\partial L} \mid_{L_{S0}} \). Considering the expression derived for \( C_G \) in Section II.B, we have \( \frac{1}{C_G} \frac{\partial C_G}{\partial L_S} = \left[ L_S(1 + L_S/L_D) \right]^{-1} \). Fig. 6 shows the sensitivity of the on-current to \( L_S \) for different insulator thicknesses. The intersection of the curves gives the optimal \( L_S \), which minimizes \( \tau \).

Electron-phonon interaction reduces the on-current, both, directly and indirectly [17,18]. The direct effect is due to backscattering of carriers, but scattering also redistributes the carrier concentration profile along the device. This redistribution affects the band-edge profile so that it reduces the total current. To reduce the indirect effect one should increase the gate-CNT coupling. If thin and high-\( \kappa \) insulators are used then \( C_{Ins} \gg C_Q \) and \( C_{GG} \approx C_Q \), implying that the potential on the tube becomes the same as the gate (perfect coupling). This regime is called quantum capacitance limit in which the device is potential-controlled rather than charge-controlled [19]. Fig. 7 compares the ratio of the current in the presence of scattering to the ballistic limit for different insulators. For the given material and geometrical parameters a \( \kappa > 20 \) maximizes the performance of the device. But, with using high-\( \kappa \) materials not only the on-current but also
the parasitic capacitances increase. Therefore, there is a $\kappa$ which optimizes the delay time. It can be shown that the optimized value is achieved when \( \frac{1}{C_G} \frac{\partial C_G}{\partial \kappa} \bigg|_{\kappa_0} = \frac{1}{C_m} \frac{\partial I_{on}}{\partial \kappa} \bigg|_{\kappa_0} \). Considering the expression derived for $C_G$ in Section II.B, we have $\frac{1}{C_G} \frac{\partial C_G}{\partial \kappa} = \frac{1}{\tau}$. Fig. 8 shows the sensitivity of the on-current and parasitic capacitances to $\kappa$. Since the curves do not intersect at high values of $\kappa$, lower values minimizes $\tau$. Therefore, there is a trade-off between device delay time and the on-current. For a specific application this parameter can be optimized.

IV. CONCLUSION

We showed that the device characteristics can be optimized by appropriately selecting the geometrical parameters. With increasing the gate-drain spacer, the off-current and the gate-drain parasitic capacitance reduce at the cost of a drain current reduction at low bias voltages. With increasing the gate-source spacer, the drain current and gate-source parasitic capacitance decrease. Since the device delay time is proportional to the parasitic capacitances and inversely proportional to the on-current, there is a value for the gate-source spacer which minimizes the device delay time. The optimal point is where the sensitivity of these quantities are equal. By using high-$\kappa$ insulators the gate-CNT coupling increases which results in higher on-current, but the parasitic capacitances increase and as a result the device delay time increases.

ACKNOWLEDGMENT

This work has been partly supported by the Austrian Science Fund, contract I79-N16, and the national program for tera-level nano-devices of the Korea ministry of science and technology.

REFERENCES


