Charging and Discharging of Oxide Defects in Reliability Issues

Wolfgang Goes, Markus Karner, Viktor Sverdlov, and Tibor Grasser, Senior Member, IEEE

Abstract—Advances in the microelectronic design implicate a reduction of device dimensions requiring a better understanding of the microscopic processes involved. One of these processes concern charging and discharging of defects via tunneling, which is supposed to constitute a grave contribution to various ongoing reliability issues. A deep understanding and a correct modeling of this mechanism are of utmost importance in this context. Conventionally, tunneling levels are believed to remain at fixed positions within the oxide bandgap regardless whether they are occupied or not. From a theoretical point of view, defect energy levels undergo shifts within the silicon dioxide bandgap after charging or discharging. As a result, defect levels for tunneling into and out of traps have to be distinguished. Based on this understanding of trapping, defects can be characterized as fixed charges, switching oxide charges, interface traps, or other types of defects. In this study, we conduct first-principle investigations on the energetics for a series of individual defects encountered in the context of reliability. In order to deduce their tunneling dynamics, a new model, which accounts for the effects of shifting tunneling levels, has been established. On the basis of the $E'_c$ center, the main discrepancies between the model relying on trap level shifts and the model with coinciding trap levels have been highlighted.

Index Terms—Charge trapping, fixed charges, interface/oxide states, level shift, structural relaxation.

I. INTRODUCTION

T HE EXISTENCE of traps in the dielectrics of semiconductors has been proven by plenty of investigations—in particular, electroparamagnetic-resonance measurements allow the identification of a large number of defects [1], [2]. Several experimental studies indicate electron or hole trapping in $a$–SiO$_2$ during bias temperature stress or exposure to irradiation [3], [4]. For instance, Zhang has proposed two types of traps in SiO$_2$. One is the cycling positive charges (CPCs) which can repeatedly exchange electrons with the interface but their total amount remain unaffected by variations of the temperature. For a switching bias, they give rise to an oscillating behavior in the monitored time evolution of oxide charges. The other defects, the so-called antineutralization positive charges (ANPCs), form a constant background charge which decreases as the temperature is raised. Lelis et al. [4] conducted an annealing study on irradiated samples and found an accelerated annealing at elevated temperatures. This phenomenon is traced back to a defect level above the $Si$ conduction band edge so that high energetic electrons are required for the discharging of these defects (also termed switching traps). Other models focusing on reliability issues [5], such as negative bias temperature instability and hot carrier injection, rely on hydrogen reactions at the interface [6] accompanied by the creation of interface states. However, a considerable component of charge trapping has also been supposed to be involved [7] which still requires a fundamental physical proof. The majority of these models rely on defect energies which remain at the same position within the oxide bandgap irrespective of their charge state. However, defect levels are in fact subject to a shift after charging or discharging. The origins are twofold. First, the new charge changes the Coulomb forces that determine the position of the energy levels. Second, the atoms proximate to the defect undergo a structural relaxation accompanied by strengthening, weakening, or even disrupting bonds. According to the Franck–Condon principle [8], this shift of energy levels occurs within femtoseconds compared to the considerably larger time constants observed for tunneling. In other words, the atomic configuration will adopt the new charge state before a new tunneling process can change the charge state of this defect again. This concept of charging and discharging has not received much attention to date, but has important implications on the tunneling kinetics in $a$–SiO$_2$ as will be shown in the following.

The remainder of this paper is divided into two parts. The first addresses the evaluation of trap levels for a series of defects and is organized as follows. Section II summarizes the employed methods and their technicalities used throughout this study, while the successive Sections III–VI show detailed results for the individual defects. Additionally, a classification of these defects has been carried out. In the second part, Sections VII and VIII, the discrepancies in the temporal trapping behavior which emerge through trap level shifts are discussed.

II. METHOD

The issue of defect levels can be tackled within the framework of first-principle simulations. Theoretical investigations based on a more detailed understanding of trapping have already been undertaken using a crystalline structure for silicon dioxide ($c$–SiO$_2$) [9]–[11]. At this point, we want to stress the fact that it is necessary to take the amorphous nature of silicon dioxide ($a$–SiO$_2$) into account. As highlighted in [12]
and [13], crystalline structures used in theoretical examinations do not succeed in reproducing the properties of silicon dioxide in a satisfactory manner. Convincing support of this argument is provided through investigations on thermal oxidation. O₂ molecules encounter a spread of barriers to migrate from one void to the next in amorphous silicon dioxide. This distribution of barriers determines the activation energy for the diffusion of molecules.

The sign in \( E_f^+ \) corresponds to the formation energy in the charge state \( q \), where \([X^q]\) denotes the equilibrium configuration. For the sake of clarity, the \( \varepsilon^{+}/0 \) energy level comes into play for positive defects \((X^+)\) which should be neutralized. The \( \varepsilon^{0}/+ \) energy level applies to the inverse process when neutral defects \( (X^0) \) capture positive charge carriers. Analogous considerations hold true for the energy levels \( \varepsilon^{-}/0 \) and \( \varepsilon^{0}/- \). Concerning the bandgap alignment, we used the procedure proposed in [9]. However, due to the amorphous nature of SiO₂, we found a valence band offset of approximately 2.6 eV consistent with valence band offsets extracted from [24] and [25]. Although a similar study on trap-assisted tunneling in \( c - SiO₂ \) has been conducted [9], the impact of the amorphous nature of silicon dioxide on the tunneling levels has not been investigated up to date. The focus of this paper is placed on reexamining trap levels in an amorphous silica network. Based on the knowledge of the position of the defect levels (listed in Table II) within the silicon dioxide bandgap, a list of defects, suspected to be charged oxide traps in MOSFET structures, will be discussed.

III. O VACANCY

In stoichiometric \( a - SiO₂ \), Si atoms are connected via bridging O atoms. As shown in Fig. 1, an oxygen vacancy \((V_O)\) can be pictured by the removal of a bridging O atom. The remaining dangling bonds originating from the neighboring Si atoms form a common bond of the typical bond length observed in silicon bulk. This bond (see Fig. 2) is associated with a trap level far below the silicon conduction band edge. The positively charged counterpart of the O vacancy is referred to as...
the $E'$ defect. The removal of one electron causes a repulsion between both Si atoms, accompanied by a strong increase of the Si–Si bond length. However, the common bond still persists, giving rise to one defect level close to the silicon valence band edge. This bond experiences a strongly varying tensile force due to the amorphous nature of silicon dioxide which explains the wide spread of $0^+/+$ energy levels for the $E'$ center. For the O vacancy, the impact of the surrounding network can be neglected compared to the strength of the Si–Si bond. Concerning the tunneling dynamics, one has to differentiate between two cases: If the defect level $0^+/+$ is located below the silicon valence band edge, electrons residing in the substrate will tunnel into the defect. Therefore, a tunneling process of an electron from the silicon valence band into the singly occupied defect state is allowed. For the reverse process, the defect level is already shifted downward. From here, the electron is unlikely to find a high energetic $h^+$ from the substrate. In short, this defect remains neutral if it is discharged once. In the case that the defect level $0^+/+$ is located above the silicon valence band edge, the neutralization of the defect via interaction with the conduction band states is impeded. These charges, however, will be neutralized via interface states instead.

IV. $E'$ CENTERS AND VARIANTS

The existence of the $E'$ center, a stable partner of the $E'_{\delta}$ center, has been confirmed by a wide range of both theoretical [12], [13] as well as experimental [26] studies. Starting from the $E'_{\delta}$ center, one side of this defect undergoes the well-established puckering. There, the Si atom emerging from the disruption of the Si–Si dimer moves through the plane defined by its three O neighbors. This new configuration is stabilized via a weak bond of a Si atom to a further nearby bridging O atom. On the other side of this defect, an unpaired electron in a dangling bond is left behind. The respective configuration is shown in Fig. 3. In contrast to the O vacancy, the $E'$ center exhibits only a small spread in its defect levels because the dangling bond on the left-hand side of Fig. 3 undergoes only little relaxation. The puckered side of the defect complex does not interfere with the dangling bond and, in consequence, does not affect its energetics. The levels for tunneling into $(+0)$ or out of $(00)$ the traps lie close to the respective silicon band edges (see Fig. 4). Thus, only a small thermal excitation of charge carriers in the substrate is required for a tunneling process between the substrate and the defect. In this case, the band bending governs the concentrations of electrons in the silicon conduction band or holes in the silicon valence band, respectively, and, in consequence, controls the corresponding tunneling rates. In conclusion, the $E'$ defect is a good candidate for CPCs which are capable of repeatedly exchanging electrons with the channel in MOSFETs [27]. Moreover, this defect configuration was already proposed by Lelis [28] for the temperature-dependent annealing behavior of traps in silicon dioxide. The temperature dependence in his model is related to a spin-triplet [4] state which can capture electrons from the substrate by tunneling. At elevated temperatures, the concentration of excited...
electrons which are capable of undergoing a tunneling process is increased. As a result, the annealing of positively charged defects is accelerated. The proposed trap level [4] in the Lelis model, namely, the spin-triplet state, coincides with the defect level for neutralization in the present study. The defect levels leading to the annealing behavior in the Lelis model have been theoretically confirmed but an alternative interpretation has been given. As highlighted in [13], a fraction of $E'_{\gamma}$ centers in $\alpha$–SiO$_2$ (termed $E'_{\gamma5}$ centers) collapses into the so-called dimer configuration after neutralization. The final structure coincides with that of an O vacancy. Identically to the situation of the $E'_{\gamma}$ centers, the defect level starts at the same position above the silicon conduction band edge as in the case of the O vacancy. Therefore, once this defect is neutralized, it cannot be recharged again and will be annealed out permanently. However, this does not rule out the $E'_{\gamma}$ center as a cycling charge since a considerable fraction of $E'_{\gamma}$ centers may remain in the puckered configuration when neutralized. In this configuration, they are capable of repeatedly exchanging electrons or holes, respectively with the interface. Another variant of the $E'_{\gamma}$ center is the $E'_{74}$ center (shown in Fig. 5) which has been extensively examined by Conley and Lenahan [26]. Its structure can be imagined by replacing one of the nearby O atoms with an H atom. Calculations on this defect show that the neighboring H atom does not affect the position of the defect levels originating from the dangling bond. As a result, this defect can perhaps be categorized as a switching trap or a CPC. However, mind that, in many cases, a bond between the H atom and another network atom could be observed, giving rise to different defect levels related to a different trapping behavior.

V. H BRIDGE

In addition, we examined a hydrogenated variant of the $E'_{\delta}$ center, which is also referred to as the H bridge (see Fig. 6). In this case, the H atom places itself between both adjacent Si atoms of the $E'_{\delta}$ center. The H atom of this complex exhibits a symmetry in distances to both Si atoms, whereas this symmetry is broken in the neutral case. Therefore, much structural relaxation is undergone which, in turn, explains the wide spread in defect energy levels. All defect levels (Fig. 7) are located within reasonable distance from silicon band edges in the energy scale. Therefore, all transitions between the substrate and the defect are allowed, and therefore, this defect will appear in all charged variants. As for the $E'_{\gamma}$ center, the charge state of this defect depends on the band bending of the substrate. In summary, this defect can be classified as an interfacelike trap exhibiting large time constants.

VI. H ATOM

In the context of reliability issues, the H atom is of special interest, because it is available in appreciable amounts and should be investigated as a possible candidate for trapped charges. Many investigations have shown that hydrogen is indeed a
Fig. 7. Schematic of defect levels of an H bridge. All energy levels are located within an appropriate distance in the energy scale and allow an exchange of charge carriers in timescales of interest.

Fig. 8. Representation of a proton attached to the silica network. The H\(^+\) attaches to the bridging O atom, the H\(^0\) is situated in the middle of a void, and the H\(^-\) forms a weak bond to a network Si atom.

prime suspect in reliability issues. Its configuration strongly differs with its charge state: The neutral H\(^0\) atom resides in the middle of a void, and the H\(^-\) forms a weak bond to a network Si atom.

Fig. 9. Schematic of defect levels of the H atom. The energy levels for charging and discharging are far away from the respective silicon band edges. Only the energy levels 0/− for charging the H\(^0\) positively allow transition rates in a magnitude of interest.

VII. MODELING OF TRAPPING AND DETRAPPING

From the theoretical point of view, the rate equation

\[
\frac{\partial n_t}{\partial t} = \tilde{r}_{in} - \tilde{r}_{out}
\]  

combined with Fermi’s golden rule

\[
\tilde{r}_{in/out} = \sum_\alpha \sum_\beta \frac{2\pi}{\hbar} |M_{\alpha,\beta}|^2 \delta(E_\alpha - E_\beta) \bigg|_{E_\beta = E_{in/out}}
\]  

forms the basis for a proper description of charge trapping. The following description of trapping and detrapping is based on the approach of Tewsbury [32] including some slight modifications. The subscript \(\alpha\) denotes the initial states, whereas the \(\beta\) stands for the final states. The summation over the initial states accounts for the number of charge carriers which are decomposed in an electronic density of states and their respective occupancies. The final states corresponds to the number of unoccupied trap states \(n_t\) which are expressed by a trap density \(\rho_t\) and its occupancy \(f_t\). The calculation of the matrix element \(M_{\alpha,\beta}\) is restricted to one dimension but is corrected by introducing a capture cross section \(\sigma\) according to Freeman and Dahlke’s approach [33]. The capture cross section is identified by a comparison to a 3-D model [32] which avoids any arbitrary fitting parameters. The incorporation of trap level shifts is achieved by evaluating the individual trap rates for tunneling into and out of traps at \(E_{in}\) and \(E_{out}\), respectively. Note that charging and discharging via interface states, which can play an important role [32] but are basically analogous processes, are neglected here. In order to establish the basic properties of our approach, we assume traps with two charge states only. This implies that only two rates participate in charge trapping, namely, \(r_{in}(E_{in})\) and \(r_{out}(E_{out})\). Covering for both, we end up in

\[
\frac{\partial f_t}{\partial t} = n(E_{in}) \cdot r_{in}(E_{in}) \cdot (1 - f_t) - p(E_{out}) \cdot r_{out}(E_{out}) \cdot f_t
\]
where \( n \) and \( p \) denote the electron and hole concentrations at the interface, respectively. Note that tunneling from the silicon conduction band into a defect state is assumed to be an elastic process. In between trapping and detrapping events, the defect undergoes structural relaxation and releases energy accompanied by a shift of the respective trap level. In the following, the conventional model based on coinciding levels for tunneling into and out of traps is termed fixed level model, whereas the model relying on level shifts is referred to as level shift model. For the case of the fixed level model, the rates are evaluated for \( E_{\text{in}} \sim E_{\text{out}} \) in (7).

VIII. EFFECT OF LEVEL SHIFTS

Numerical investigations have been performed to study the differences between the level shift model and the fixed level model. For this purpose, the \( E_{\text{c}} \) center has been chosen which features \(+/0\) trap levels approximately 0.8 eV above the silicon conduction band edge and \( 0/+\) trap levels approximately 0.3 eV below the silicon valence band edge. The respective trap levels are distributed uniformly in space, while the energetical spread of trap levels is assumed to take a Gaussian shape with the square root of the variance set to 0.15 eV (see Table II). Numerical simulations of the rate equation [(7)] have been performed at 300 K and rely on self-consistent band edge energy calculations for a 5-nm-thick n-channel MOSFET supplied by the Vienna Schrödinger–Poisson solver [34]. Initial trap occupancies according to steady state conditions are obtained by preceding calculations based on sufficiently long time spans. For the fixed level model, the \( \varepsilon_{0/+} \) level is assumed to coincide with the \( \varepsilon_{+0} \) level.

The time evolution of the trap occupancy for the fixed level model is shown in Figs. 10 and 11. Due to the balance between trapping and detrapping, trap levels in an energy range slightly above the Fermi energy are filled by \( e^- \). At higher energy levels, detrapping is favored, giving rise to a negligible trap occupancy there. The balance between rates is not affected by the depth of traps but the rates themselves show an exponential decay with increasing distance from the interface. As a consequence, traps near the interface achieve equilibrium at first, correlating with a saturation in their local occupancies. Then, temporal filling of traps continues from near to the interface to deep into the dielectric, as shown in Fig. 10. Similar considerations hold true for detrapping as shown in Fig. 11. There, the emission of \( e^- \) starts near the interface and proceeds deep into the silicon dioxide.

According to the level shift model (see Figs. 12 and 13), the trapping rate dominates over the detrapping rate—even when no voltage is applied to the gate. This originates from the large valence band offset which implies high tunneling barriers for \( h^+ \) to overcome and impedes tunneling out of traps. Only in a small band with trap levels just below the silicon valence band edge, the high \( h^+ \) concentration induces a high detrapping rate which outbalances the trapping rate and
Fig. 11. Fixed level model depicted at four different times during the recovery/detrapping phase. (Top left) After the trapping phase, trap levels slightly above the silicon conduction band edge are occupied by $e^-$. (Top right) When the gate bias is removed, detrapping is favored and trap states near the interface are emptied at first. (Bottom left and right) This process continues until the oxide is completely swept out of $e^-$. 

Fig. 12. Level shift model depicted at four different times during the stress/trapping phase. (Top left) As equilibrium prevails, all trap states are filled—except for a small band of trap levels which are located slightly below the silicon valence band. (Top right and bottom left) As the applied gate bias forces the substrate into inversion, trapping into the remaining free trap states sets in (as indicated by the red arrow). (Bottom right) This figure illustrates that all trap levels are fully occupied by $e^-$ at the end of the stress phase.
Fig. 13. Level shift model depicted at four different times during the recovery/detrapping phase. (Top left) Before the gate bias is removed, all oxide traps are completely filled up by $e^{-}$. (Top right and bottom left and right) During the relaxation phase, the same band of unoccupied trap states as in Fig. 12 is rebuilt again. Empties these trap levels in return. As a voltage is applied to the gate, the detrapping rate is suppressed and the aforementioned band vanishes. Returning to the initial conditions, the channel rebuilds again.

In the following, the impact of trapping according to the fixed level model and the level shift model is studied. The threshold voltage shift governed by the trap occupancy can be calculated making use of

$$\Delta V_{th}(t) = \frac{q_0}{C_{ox}} \int_0^{t_{ox}} \int_{E_{t,min}}^{E_{t,max}} \left( 1 - \frac{x}{t_{ox}} \right) \rho_t \Delta f_t(E_t, x, t) dE_t dt$$

where $C_{ox}$ denotes the silicon dioxide capacitance. The integration runs over the oxide thickness and the range of trap levels in order to account for all traps within the silicon oxide. The charging–discharging cycle, shown in Fig. 14, demonstrates the difference between the fixed level model and the level shift model. During the stress phase, a fast increase in the threshold voltage according to the level shift model can be observed compared to the fixed level model (see Fig. 15). Discharging during the recovery phase, however, occurs on much larger timescales than in the fixed level model (see Fig. 16). This behavior can be traced back to different orders of magnitude in detrapping rates. According to the level shift model, detrapping is nearly suppressed since the high barrier of the valence band impedes tunneling out of traps. In the fixed level model, however, the captured $e^{-}$ escape through the conduction band, where a huge number of unoccupied states exist. This involves high detrapping rates, which entails a slower charging but much faster discharging behavior. As a result, charging, according to the level shift model, is accelerated, while discharging is diminished compared to the fixed level model.

IX. CONCLUSION

We have carried out an investigation of trapping and detrapping energy levels. For example, the $E_{\gamma}^{\prime}$ center should be considered as a defect capable of exchanging electrons with the interface, while an O vacancy is found to remain neutral.
threshold voltage shift extends over long timescales. For no bias on the gate, the decay of the threshold voltage shift compared to the fixed level model for $E'$ to incorporate trap level shifts. Simulations concerning the trapping and detrapping mechanisms, it is of utmost importance negatively. For a proper description of the physics underlying mechanism is impeded except from charging the neutral H atom large time constants. For the H atom, any trapping or detrapping The H bridge can be classified as an interfacelike trap with operated in depletion. model compared to the (dashed line) fixed level model for the nMOSFET operated in inversion.

Fig. 15. Normalized $\Delta V_{th}$ transient according to the (dashed line) fixed level model for the nMOSFET operated in inversion.

Fig. 16. Normalized $\Delta V_{th}$ transient according to the (solid line) level shift model compared to the (dashed line) fixed level model for the nMOSFET operated in depletion.

The H bridge can be classified as an interfacelike trap with large time constants. For the H atom, any trapping or detrapping mechanism is impeded except from charging the neutral H atom negatively. For a proper description of the physics underlying trapping and detrapping mechanisms, it is of utmost importance to incorporate trap level shifts. Simulations concerning the $E'_c$ center clearly demonstrate a pronounced increase in the threshold voltage shift compared to the fixed level model for an applied gate bias. For no bias on the gate, the decay of the threshold voltage shift extends over long timescales.

ACKNOWLEDGMENT

The authors would like to thank S. T. Pantelides, I. G. Batyrev, F. Mittendorfer, and G. Kresse for the helpful discussions and comments.

REFERENCES


[35] Markus Karner was born in Vienna, Austria, in 1979. He received the Dipl.Ing. degree in electrical engineering from Technische Universität Wien (TU Wien), Wien, Austria, in 2004. He has been with the Christian Doppler Laboratory for TCAD in Microelectronics, Institute for Microelectronics, TU Wien, since November 2004, where he was involved in several European and national projects. Since June 2007, he has been the Head of Global TCAD Solutions, Vienna. His scientific interests include modeling and simulation of optical devices as well as modeling of quantum effects in device simulation.

[36] Viktor Sverdlov received the M.S. and Ph.D. degrees in physics from the St. Petersburg State University, St. Petersburg, Russia, in 1985 and 1989, respectively.

From 1989 to 1999, he was a Staff Research Scientist with the V. A. Fock Institute of Physics, St. Petersburg State University. During this time, he held visiting research positions at several European research centers and universities: ICTP (Italy, 1993), University of Geneva (Geneva, Switzerland, 1993–1994), University of Oulu (Oulu, Finland, 1995), Helsinki University of Technology (Espoo, Finland, 1996–1998), Free University of Berlin (Berlin, Germany, 1997), and NORDITA (Copenhagen, Denmark, 1998). In 1999, he was a Staff Research Scientist with the State University of New York, Stony Brook. He has been with the Institute for Microelectronics, Technische Universität Wien, Wien, Austria, since 2004. His scientific interests include device simulation, computational physics, solid-state physics, and nanoelectronics.

[37] Tibor Grasser (M’05–SM’05) was born in Vienna, Austria, in 1970. He received the Dipl.Ing. degree in communications engineering, the Ph.D. degree in technical sciences, and the Venia Docendi degree in microelectronics from the Technische Universität Wien (TU Wien), Wien, Austria, in 1995, 1999, and 2002, respectively.

He is currently an Associate Professor with the Institute for Microelectronics, TU Wien. Since 1997, he has headed the Minimos-NT development group, working on the successor of the highly successful MiniMOS program. He was a Visiting Research Engineer for Hitachi Ltd., Tokyo, Japan, and for the Alpha Development Group, Compaq Computer Corporation, Shrewsbury, MA. Since 2003, he has been the Head of the Christian Doppler Laboratory for TCAD in Microelectronics, an industry-funded research group embedded in the Institute for Microelectronics. He is the coauthor or author of over 200 articles in scientific books, journals, and conference proceedings, and is the editor of a book on advanced device simulation. His current scientific interests include circuit and device simulation, device modeling, and reliability issues.

Dr. Grasser has been involved in the program committees of conferences such as SISPAD, IWCE, ESSDERC, IRPS, IIRW, and ISDRS. He was also a Chairman of SISPAD 2007.