

Improvements of NBTI Reliability in SiGe p-FETs

J. Franco¹, B. Kaczer, M. Cho, G. Eneman^{1,2}, G. Groeseneken¹

IMEC

Kapeldreef 75, B-3000 Leuven, Belgium

Phone: +32 16 28 10 85; fax: +32 16 28 17 06; e-mail: Jacopo.Franco@imec.be

¹also at ESAT Dept., K.U. Leuven, Belgium

² also FWO-Vlaanderen, Belgium

T. Grasser

Christian Doppler Laboratory for TCAD

Institute for Microelectronics, TU Wien

Gusschausstrasse 27-29, 1040 Wien, Austria

Abstract—NBTI reliability of buried SiGe channel p-FETs is investigated as a function of Ge concentration, SiGe layer thickness and Si cap thickness. Measurements show that NBTI reliability can be dramatically improved by varying these three parameters, i.e., increasing the Ge fraction, increasing the thickness of the SiGe layer, and reducing the Si cap thickness. Consequently, it is demonstrated that SiGe devices are a promising option for improving NBTI in highly-scaled sub-1nm EOT pFETs.

Keywords: *NBTI, SiGe, Ge, Reliability, pFETs, thin EOT, high-mobility substrates*

I. INTRODUCTION

The negative bias temperature instability (NBTI) is a major reliability problem for the semiconductor industry [1]. Reduction of effective oxide thickness (EOT), which is one of the most efficient ways to improve MOSFET performance, enhances NBTI due to increased oxide electric field (E_{ox}). As a consequence, 10 year lifetime can be guaranteed for sub-1nm EOT Si pFETs only at gate overdrive voltages far below the expected operating voltages (Fig. 1).

Another way to improve FET performance is the use of a strained SiGe channel [2-6]. In this paper the NBTI reliability of such SiGe devices is investigated. All SiGe pFETs under test showed better NBTI reliability with respect to their Si channel counterparts. As can be seen from Fig. 1, an *ad hoc* optimization of SiGe device gate-stacks at the moment seems to be the only solution to the NBTI issue for sub-1nm EOT devices, as it allows to significantly increase the operating gate overdrive (V_{op}) while still guaranteeing 10 year device lifetime.

II. EXPERIMENTAL

The buried SiGe channel p-FETs used in this work were fabricated at IMEC on 300 mm (100) Si wafers. A cross-sectional sketch of the final device and a band diagram of this type of stack in inversion are depicted in Fig. 2.

After a pre-epi clean, an HCl etchback of Si was performed to level the surface of the final grown structure to the shallow trench isolation (STI). A 2nm-thick Si buffer was grown at 500°C from SiH₄ precursor to guarantee a high quality starting Si surface for the following growth of a compressively strained thin Si_{1-x}Ge_x layer with thickness varying between

3nm and 7nm. Ge fractions were x=0.45 or x=0.55. Epitaxial growth was performed from SiH₄ and GeH₄ precursors at 500°C for x=0.45 and at 450°C for x=0.55. On top of the Si_{1-x}Ge_x layer, a thin undoped Si cap was grown from SiH₄ at 500°C for x=0.45 and at 475°C for x=0.55. The physical thicknesses of this thin Si cap varied between 0.65nm and 2nm (as estimated from C-V curves and TEM pictures of the final device). A detailed description of the epi-process can be found elsewhere [7-8].




Figure 1. Plot of the operating overdrive voltage (V_{op}) for 10 year lifetime assuming a 30mV threshold voltage shift criterion under NBTI stress condition ($T=125^{\circ}\text{C}$) vs. the capacitance equivalent thickness evaluated in inversion (T_{inv}), for Si channel devices with different processing used as a reference and for SiGe pFETs used in this work. For low T_{inv} , Si devices V_{op} is below the expected operating voltage. In contrast to that, optimized SiGe devices presented in this study show improved lifetime, and therefore provide a potential solution for the NBTI issue toward sub-1nm EOT devices.




Figure 2. (a) Gate-stack sketch of the SiGe devices under test; (b) Band diagram in inversion. Si cap acts as a barrier (ΔE_v) for holes.

Gate stack fabrication started with a very thin (0.8nm) wet chemical oxidation of the Si cap. On top of this SiO_2 interfacial layer (IL), ~1.8nm of HfO_2 were deposited using atomic layer deposition (ALD). Finally, a TiN metal gate was deposited. Channel width and length of the devices used in this work were 10 μm and 1 μm respectively. Effective mobility enhancement factor of our SiGe devices with respect to Si control ranged between 1.5x and 2.2x, depending on the process parameters.

NBTI stress experiments were performed using the extended measure-stress-measure technique [9]. Devices were stressed at $T = 125^\circ\text{C}$ with several gate overdrive conditions and up to 2000s of stress time. To monitor the degradation, stress was interrupted several times for sensing source current at $V_G \sim V_{\text{th}}$. Measured source current was converted to threshold voltage shift using the $I_{\text{S}}V_{\text{G}}$ curve of the fresh device as a conversion table. Relaxation traces were recorded for ~12s. However for lifetime prediction ΔV_{th} was evaluated at $t_{\text{relax}}=2\text{ms}$, i.e., the minimum delay to get a reliable measurement with the used setup (2x Keithley 2602 Source Meter). Such delay was fixed in all the experiments to allow cross-comparison. For each gate voltage the stress time needed to reach a failure criterion, assumed as 30mV threshold voltage shift, is extracted. The 10 year lifetime operating overdrive (V_{op}) is then extrapolated fitting a power law to the lifetime vs. gate overdrive dataset (Fig. 3-5).

The three major process parameters of our SiGe pMOSFETs, i.e. the Ge concentration, the SiGe layer thickness and the Si cap thickness, were varied separately in order to assess their impact on NBTI reliability.

III. RESULTS AND DISCUSSION

We now report the main experimental observations followed by a discussion of possible explanations for the observed NBTI improvement.

A. Experimental Observations

Because of the valence band offset between the SiGe and the Si cap (see Fig. 2b) inversion channel holes are confined in the SiGe layer, which therefore acts as a quantum well (QW) for holes. This causes the Si cap thickness to lower the inversion capacitance as compared to the accumulation capacitance. For these devices it is therefore necessary to report the capacitance-equivalent thickness in inversion (T_{inv} , evaluated at $V_G = V_{\text{th}} - 0.6\text{V}$) which will be affected by the thickness of the Si cap.

A large set of stress experiments was performed on SiGe p-MOSFETs changing only one of the gate-stack parameters under investigation at the time, while fixing the other two. For comparison purposes, a second set of standard Si channel devices with identical dimensions and gate stack were considered. It is worth noting that, although having the same gate stack, Si channel devices show a lower T_{inv} as compared to the SiGe channel devices due to the absence of any additional displacement for holes (i.e. the Si cap acting as a barrier in SiGe devices). The T_{inv} for the Si channel reference devices was estimated as 1.32nm.

From NBTI stress experiments the following observations were made:

1) *Ge content*: As is shown in Fig. 3, the introduction of Ge in the channel dramatically improved the NBTI reliability. The extrapolated operating overdrive voltage for a 10 year lifetime (V_{op}), assuming a 30mV threshold voltage shift criterion, increased from 0.46V for the pure Si reference up to 0.8V for 45% Ge content device with a SiGe layer thickness of 7nm and a Si cap thickness of 2nm. Increasing the Ge concentration up to 55%, while keeping constant the other parameters, boosted the operating overdrive voltage even more, reaching 0.9V.




Figure 3. Higher Ge content improves extrapolated operating overdrive voltage for 10 year lifetime. (triangles: rescaled from 5nm SiGe layer).

2) *SiGe QW thickness*: Increasing the thickness of the SiGe QW had also a positive impact on the NBTI reliability (Fig. 4): V_{op} increased from 0.85V up to 1.01V when moving from a 3nm-thick SiGe layer to a 7nm one. This observation was made while fixing the Si cap thickness to 2nm on 55% Ge channel concentration devices.




Figure 4. A thicker SiGe channel, i.e. a thicker QW for holes, improves the NBTI reliability.

3) *Si cap thickness*: The Si cap had also a significant impact on the NBTI reliability (Fig. 5). A thicker Si cap clearly degraded the NBTI performance. V_{op} increased from 0.82V to

1.14V while the Si cap thickness decreased from 2nm to 0.65nm. The thickness of the Si cap impacts, as already mentioned, the C_{ox} value in inversion and therefore the T_{inv} ; hence a fixed overdrive stress voltage leads to different electric fields (E_{ox}) for devices with different Si cap. Since this may affect the interpretation of NBTI data, in order to have a more fair comparison, the effective degradation ($\Delta N_{eff} = \Delta V_{th} * C_{ox}/q$) is plotted as function of E_{ox} and compared for different Si cap thickness (Fig. 6). E_{ox} extraction is not trivial for such complex structures. Here we used the following method: a Q-V curve was obtained by integrating the measured C-V trace; a line was fitted to the almost linear part of the Q-V curve; the slope of the line represented the estimated C_{ox} ; the capacitance equivalent thickness (CET) was calculated from C_{ox} ; finally E_{ox} was calculated as $|V_G - V_{th}|/\text{CET}$. As one can see from Fig. 6, the impact of the Si cap thickness on NBTI degradation is still clear when correcting for the differences in E_{ox} .




Figure 5. A thicker Si cap reduces NBTI reliability. On the contrary, the use of a thin Si cap improves NBTI reliability while enabling T_{inv} reduction.




Figure 6. Comparison of degradation as a function of E_{ox} confirms NBTI dependence on Si cap thickness is not an artifact due to different T_{inv} .

B. Discussion

Previous work attributed improvement of NBTI to induced strain at the interface [10]. This explanation does not apply to our devices. The SiGe layer thicknesses considered here were well below the reported critical relaxation thickness for the

used epitaxial process, causing the channel to be compressively strained [7]. Avoiding relaxation of the SiGe results in a Si cap that is lattice-matched to the underlying Si substrate. Therefore we conclude that strain effects at the Si/SiO₂ interface were not involved here.

As shown in the band diagram of Fig. 2b, channel holes are confined in the SiGe QW due to the valence band offset (ΔE_v) between SiGe and Si. Fig. 7 shows ΔE_v as a function of the Ge concentration as calculated using MEDICI [11]. The higher offset caused by a higher Ge fraction in the channel reduces the hole tunneling probability through the Si cap layer acting as a potential barrier for holes. This can explain the observed NBTI reduction when increasing the Ge content (Fig. 3).

A similar explanation can justify also the observed NBTI trend when changing the SiGe layer thickness (Fig. 4): for a very thin QW, i.e. 3nm, quantum mechanical effects increase the hole energy, and therefore artificially reduce the ΔE_v [12]. This can lead to degraded NBTI performance due to an enhanced hole tunneling probability.




Figure 7. While increasing the Ge content, the SiGe bandgap is reduced and therefore the valence band offset between SiGe and Si increases.

This explanation, however, does not apply to our third experimental observation: a thicker Si cap, i.e. a thicker barrier for holes (Fig. 2), is expected to reduce the tunneling probability [13]. In contrast to this, a thicker Si cap degrades the NBTI reliability, which, on the other hand, is strongly improved when using a thin Si cap (Fig. 5).

Interestingly, the use of a thin Si cap for the passivation of similar structures has been reported to be detrimental for the initial interface quality as compared with thicker Si cap [14]. Charge pumping measurements on our SiGe pFETs confirmed that the Si cap thickness has a considerable impact on the initial interface quality: the use of a 0.65nm Si cap increases the initial N_{it} values by almost two orders of magnitude (Fig. 8) as compared to the 2nm thick Si cap. Therefore NBTI experimental data suggest an anti-correlation between initial N_{it} and NBTI reliability for SiGe devices: a better initial interface quality (i.e., thicker Si cap) leads to degraded NBTI performance. A possible explanation for this trend is that a higher initial N_{it} value, i.e. an already partially degraded interface, could slow down the extra defect creation during NBTI stress [15]. This could explain why devices with thinner Si cap, showing a bad initial interface quality, suffer less NBTI.

The impact of the Si cap thickness on the NBTI reliability is of particular interest because it provides an additional benefit to the advantages of T_{inv} scaling. As one can notice in Fig. 1, a thinner Si cap improves NBTI reliability while reducing T_{inv} due to reduced hole displacement.




Figure 8. Charge pumping measurements show degraded interface quality for thinner Si cap.

IV. CONCLUSIONS

The NBTI reliability of buried SiGe channel p-FETs was investigated as a function of Ge concentration, SiGe layer thickness and Si cap thickness. Measurements showed that the NBTI reliability can be dramatically improved by increasing the Ge content, increasing the SiGe QW thickness and decreasing the Si cap thickness. By means of optimizing the three gate-stack parameters under investigation, SiGe devices can yield excellent NBTI reliability with respect to their Si counterparts. Buried channel SiGe devices therefore are extremely promising for helping to solve the NBTI issue in sub-1nm EOT pFETs.

ACKNOWLEDGEMENTS

The IMEC sub-32nm program members, in particular Drs. T.Y. Hoffman and S. Takeoka (Panasonic), the IMEC pilot line, and Amsimec are acknowledged for their support. We also gratefully acknowledge Drs. N. Collaert and G. Pourtois (IMEC) and Profs. A. Stesmans and V.V. Afanas'ev (Physics and Astronomy Dept., University of Leuven) for useful discussions.

REFERENCES

- [1] V. Huard, M. Denais, C. Parthasarathy, "NBTI degradation: From physical mechanism to modeling", in *Microelectronics Reliability*, Vol. 46, No. 1, Jan. 2006, pp. 1-23
- [2] N. Collaert, P. Verheyen, K. De Meyer, R. Loo and M. Caymax, "High-Performance Strained Si/SiGe pMOS Devices With Multiple Quantum Wells", *IEEE Transactions on nanotechnology*, Vol. 1, No. 4, Dec. 2002, pp. 190-194
- [3] N. Collaert, P. Verheyen, K. De Meyer, R. Loo and M. Caymax, "Influence of the Ge-concentration and RTA on the device performance of strained Si/SiGe pMOS devices", in *Proc. ESSDERC 2002*, pp. 263-266
- [4] P. Majhi, P. Kalra, R. Harris, K. J. Choi, D. Heh, J. Oh, D. Kelly, R. Choi, B. J. Cho, S. Banerjee, W. Tsai, H. Tseng, and R. Jammy, "Demonstration of High-Performance PMOSFETs Using $\text{Si}-\text{Si}_x\text{Ge}_{1-x}-\text{Si}$ Quantum Wells With High- κ /Metal-Gate Stacks", *IEEE Electron Device Letters*, Vol. 29, No. 9, Sept. 2008, pp. 99-101
- [5] S. H. Lee, P. Majhi, J. Oh, B. Sassman, C. Young, A. Bowonder, W.-Y. Loh, K.-J. Choi, B.-J. Cho, H.-D. Lee, P. Kirsch, H.R. Harris, W. Tsai, S. Datta, H.-H. Tseng, S.K. Banerjee, and R. Jammy, "Demonstration of $L_g=55\text{nm}$ pMOSFETs With $\text{Si}/\text{Si}_{0.25}\text{Ge}_{0.75}/\text{Si}$ Channels, High $I_{on}/I_{off} (> 5 \times 10^4)$, and Controlled Short Channel Effects (SCEs)", *IEEE Electron Device Letters*, Vol. 29, No. 9, Sept. 2008, pp. 1017-1020
- [6] N. Tamura, Y. Shimamune and H. Maekawa, "Embedded Silicon Germanium (eSiGe) technologies for 45nm nodes and beyond", in *Proc. IEEE IWJT 2008*, pp. 73-77
- [7] A. Hikavyy, R. Loo, L. Witters, S. Takeoka, J. Geypen, B. Brijs, C. Merckling, M. Caymax and J. Dekoster, "SiGe SEG Growth For Buried Channel p-MOS Devices", *ECS Transactions*, Vol. 25, No. 7, 2009, pp. 201-210
- [8] R. Loo, C. Walczyk, P. Verheyen, R. Rooyackers, F.E. Leys, G. Eneman, D. Shamiryan, P.P. Absil, T. Delande, A. Moussa, H. Bender, C. Drijbooms, L. Geenen, M. Caymax, J.W. Weijtmans, R. Wise, V. Machkaoutsan, P. Tomasini, C. Arena, J. McCormack, S. Passemont, H. Sorada, A. Inoue, B.C. Lee, S. Hyun, S. Jakschik, S. Godny, "Selective Epitaxy of Si/SiGe to Improve pMOS Devices by Recessed Source/Drain and/or Buried SiGe Channels", *ECS Transactions*, Vol. 3, No. 7, 2006, pp. 453-465
- [9] B. Kaczer, T. Grasser, Ph. J. Roussel, J. Martin-Martinez, R. O'Connor, B.J. O'Sullivan, G. Groeseneken, "Ubiquitous Relaxation in BTI Stressing—New Evaluation and Insights", in *Proc. IEEE IRPS 2008*, pp. 20-27
- [10] A.E. Islam, J.H. Lee, W.-H. Wu, A. Oates, and M.A. Alam, "Universality of Interface Trap Generation and Its Impact on I_D Degradation in Strained/Unstrained PMOS Transistors Under NBTI Stress", in *Proc. IEEE IEDM 2008*, pp. 107-110
- [11] S.S. Iyer, G.L. Patton, J.M.C. Stork, B.S. Meyerson, D.L. Harame, "Heterojunction bipolar transistors using Si-Ge alloys", *IEEE Transactions on Electron Devices*, Vol.36, No. 10, Oct. 1989, pp. 2043-2064
- [12] M.V. Fischetti and S.E. Laux, "Band Structure, Deformation Potentials, and Carrier Mobility in Strained Si, Ge, and SiGe Alloys", in *Journal of Applied Physics*, Vol. 80, No. 4, Aug. 1996, pp. 2234-2252
- [13] B. Kaczer, J. Franco, J. Mitard, Ph.J. Roussel, A. Veloso, and G. Groeseneken, "Improvement in NBTI Reliability of Si-passivated Ge/high- k /metal gate pFETs", in *Microelectronics Engineering*, Vol. 86, No. 7-9, Jul.-Sep. 2009, pp. 1582-1584
- [14] J. Mitard, K. Martens, B. De Jaeger, J. Franco, C. Shea, C. Plourde, F.E. Leys, R. Loo, G. Hellings, G. Eneman, W.E. Wang, J.C. Lin, B. Kaczer, K. De Meyer, T. Hoffman, S. De Gendt, M. Caymax, M. Meuris, and M.M. Heyns, "Impact of Epi-Si Growth Temperature on Ge-pFET Performance", in *Proc. ESSDERC 2009*, pp. 411-414
- [15] J. Franco, B. Kaczer, A. Stesmans, V.V. Afanas'ev, K. Martens, M. Aoulache, T. Grasser, J. Mitard, G. Groeseneken, "Impact of Si-Passivation Thickness and Processing on NBTI Reliability of Ge and SiGe pMOSFETs", as discussed at IEEE SISC 2009, Washington, DC
- [16] T. Grasser, B. Kaczer, W. Goes, Th. Aichinger, Ph. Hohenberger, and M. Nelhiebel, "A Two-Stage Model for Negative Bias Temperature Instability", in *Proc. IEEE IRPS 2009*, pp. 33-44