

On the Recoverable and Permanent Components of Hot Carrier and NBTI in Si pMOSFETs and their Implications in $\text{Si}_{0.45}\text{Ge}_{0.55}$ pMOSFETs

J. Franco¹, B. Kaczer, G. Eneman^{1,2}, Ph. J. Roussel, M. Cho, J. Mitard, L. Witters, T. Y. Hoffmann, G. Groeseneken¹
imec

Leuven, Belgium

Phone: +32 16 28 10 85, e-mail: Jacopo.Franco@imec.be

¹also at ESAT, K.U. Leuven, Belgium

² also FWO-Vlaanderen, Belgium

F. Crupi

DEIS Dept., University of Calabria
Rende, Italy

T. Grasser

Christian Doppler Laboratory for TCAD
Institute for Microelectronics, T.U. Wien
Wien, Austria

Abstract— The introduction of SiGe channel pMOSFETs for high mobility devices is expected to enhance the impact ionization phenomenon, making it necessary to study Hot Carrier (HC) degradation also for the p-channel MOSFET reliability. The study of pure HC effects on pMOSFETs is complicated due to the mixing with Negative Bias Temperature Instability (NBTI). In the first part of this work the interaction of the two degradation mechanisms is studied thoroughly on Si devices with the extended measure-stress-measure (eMSM) technique which is capable of capturing both the charge trapping and the interface state creation components of the degradation. HC degradation is shown to enhance interface state creation, while eventually reducing the charge trapping w.r.t. standard NBTI. These experimental results are supported by MEDICI simulations. The second part of the paper focuses on the HC reliability of $\text{Si}_{0.45}\text{Ge}_{0.55}$ pMOSFETs. These devices show enhanced degradation w.r.t. their Si counterparts, confirming the importance of studying HC effects for the reliability of this technology. Nevertheless, the SiGe device reliability can be enhanced when reducing the thickness of the Si cap.

Keywords: Hot Carrier, Negative Bias Temperature Instability, pMOSFETs, SiON, poly-Si, high-k, metal gate, SiGe, Si cap.

I. INTRODUCTION

Hot Carrier (HC) degradation is generally considered a major reliability issue for nMOSFET [1], while the pMOSFET reliability is jeopardized by Negative Bias Temperature Instability (NBTI) [2]. Incorporation of Ge into Si substrate for high-mobility devices, which is considered as one of the most promising options to further improve CMOS performance [3], has been shown to improve NBTI reliability [4-6], while enhancing HC effects due to higher impact ionization caused

by the smaller bandgap of Ge [7-9]. In this scenario, both HC and NBTI need to be considered for the pMOSFET reliability.

Furthermore, a typical HC test implies the application of high bias on both the drain and the gate terminals (Channel HC, CHC) [1]: in such a case, while the oxide at the drain side of the channel experiences the effects of HC caused by the high lateral electric field ('hot hole' injection), the source side still experiences only the high oxide electric field (E_{ox}) due to the applied gate voltage ('cold holes' injection), resulting in a typical NBTI stress condition [2]. It is hence necessary to study the interplay of these two degradation mechanisms to properly assess the pMOS reliability.

In this work, this study is performed firstly on Si/SiON/poly-Si devices (section III). The experimental results are then validated on a more recent high-k/metal gate technology (section IV) and then further applied to the study of novel $\text{Si}_{0.45}\text{Ge}_{0.55}$ pMOSFETs (section V).

II. EXPERIMENTAL

Three different set of samples are used in this work. Firstly, the interaction between HC and NBTI is studied on Si pMOSFETs with a SiON dielectric ($\sim 1.65\text{nm}$), a poly-Si gate, and a channel length $L \approx 150\text{nm}$. To validate the results on a more recent technology, Si high-k/metal gate devices are also used. For these samples the gate stack consists of a SiO_2 interfacial layer ($\sim 0.8\text{nm}$) and a HfO_2 ($\sim 2\text{nm}$) high-k layer. Channel length is $L \approx 70\text{nm}$ in this case. Finally, SiGe pMOSFETs with a buried channel architecture are studied. Ge fraction in the channel is $x = 0.55$, while the gate stack consists of a Si cap of varying thickness ($0.65\text{--}2\text{nm}$), a SiO_2 interfacial

layer (~ 0.8 nm) and a HfO_2 (~ 1.8 nm) high-k layer. Channel length is $L \approx 70$ nm also in this case. More details on this process can be found in [3].

To compare the effect of NBTI and CHC on pMOS, stress experiments were performed by applying the stress voltage only to the gate for NBTI and to both the gate and the drain for CHC. Since HC effects are only weakly dependent on the temperature (T) [1], while NBTI is strongly T -activated [2], experiments were performed at 125°C (unless otherwise stated). The extended Measure-Stress-Measure technique (eMSM) [10] is used to capture both the so-called ‘recoverable’ (R) component of the threshold voltage shift (ΔV_{th}), ascribed to the charging of pre-existing oxide defects during stress (ΔN_{ot}), and the ‘permanent’ (P) or ‘slowly-relaxing’ one, typically associated with the creation of new interface states (ΔN_{it}) [10,11].

A typical set of relaxation curves obtained with the eMSM technique for NBTI and CHC stress conditions on Si/SiON samples is shown in Fig. 1.




Figure 1. Si/SiON: Relaxation curves for NBTI ($V_G=V_{\text{stress}}$) and HC ($V_G=V_D=V_{\text{stress}}$) stresses with $V_{\text{stress}}=-2.2\text{V}$, for increasing stress times $t_{\text{stress},i}$. For each pair of relaxation curves pertaining to the same $t_{\text{stress},i}$, the HC damage dominates at longer relaxation times, although in the beginning the ΔV_{th} related to NBTI stress is higher. This observation already suggests HC stress is causing a less recoverable degradation.

The eMSM data analysis technique developed previously for NBTI [10,11] is employed in this work also for the CHC stress conditions. Using this technique, based on the previously observed *universality of NBTI relaxation*, the measured $\Delta V_{th}(t_{\text{stress},i}, t_{\text{relax}})$ are empirically separated into the R and P components, i.e.,

$$\Delta V_{th}(t_{\text{stress},i}, t_{\text{relax}}) \approx R(t_{\text{stress},i}, t_{\text{relax}}) + P(t_{\text{stress},i}). \quad (1)$$

Here, $t_{\text{stress},i}$ represents the total stress time after the i -th stress phase, while t_{relax} stands for the time elapsed from the beginning of the last relaxation phase. According to the previous observations [10,11], all the relaxation data obtained

at different stress times fall on the same curve, given by the universal relaxation function $r(\xi)$, where $\xi = t_{\text{relax}} / t_{\text{stress},i}$ is the universal relaxation time. Very good fits to experimental data have been obtained in literature using the empirical relation:

$$r(\xi) = \frac{1}{1 + B\xi^\beta} \quad [11]. \quad (2)$$

Therefore the relaxation of the recoverable part of the damage can be described as:

$$R(t_{\text{stress},i}, t_{\text{relax}}) = R(t_{\text{stress},i}, t_{\text{relax}}=0) \cdot r(\xi), \quad (3)$$

where $R(t_{\text{stress},i}, t_{\text{relax}}=0)$ represents the “full” R component extrapolated to $t_{\text{relax}}=0$, as if it were measured with zero delay after stress removal. Thus it is possible to estimate the total R from standard delayed measurements.

Conversely, the P component (i.e., $P(t_{\text{stress},i})$ in eq. (1)) is defined as the damage which would be ideally still measured after an infinite time from stress removal, since $R(t_{\text{stress},i}, t_{\text{relax}}=\infty)=0$ (see eqs. (2) and (3), [11]).

Interestingly, the universality of the relaxation is observed to be valid also for CHC stress on pMOSFETs, as shown in Fig. 2 for a stress voltage of, e.g., -2.2V . The same observation can be made for each of the considered stress voltages.




Figure 2. Si/SiON: After extracting the P component, the NBTI relaxation data can be mapped onto the universal relaxation curve $r(\xi)=1/(1+B\xi^\beta)$ where $\xi=t_{\text{relax}}/t_{\text{stress},i}$ (see eqs. (1), (2), and (3), [11]). This is also valid for the relaxation curves after CHC ($V_G=V_D=V_{\text{stress}}$), already suggesting a similarity between NBTI and CHC on pMOSFETs. However, the universal relaxation function assumes higher values for the CHC dataset w.r.t. NBTI, again suggesting a less recoverable nature of the HC degradation.

III. RESULTS AND DISCUSSION ON Si/SiON/POLY-SI

As shown in Fig. 3, the CHC stress condition resulted in a reduced R and enhanced P w.r.t. NBTI. While the reduction of R is constant for a wide range of V_{stress} ($\sim 1.5x$), the P enhancement is observed only at high V_{stress} (Fig. 4). These two experimental observations are discussed and interpreted individually in the following paragraphs.




Figure 3. Si/SiON: CHC is observed to cause reduced R and enhanced P w.r.t NBTI. These two observations are attributed to a reduced E_{ox} at the drain side of the channel, and to an enhanced ΔN_{it} , respectively.




Figure 4. Power law pre-factors for CHC and NBTI: while the reduction of R ($\sim 1.5x$) is constant for a wide range of V_{stress} , the P enhancement is observed only at high V_{stress} . The inset reports the extracted power law exponents.

A. Recoverable Component

The reduction of R can be related to the E_{ox} reduction at the drain side of the channel due to the high $|V_D|$, i.e. reduction of the *residual* NBTI effects ('cold holes') in that region. To support this hypothesis, the E_{ox} profile along the channel was simulated with MEDICI for both the CHC and NBTI stress conditions as reported in Fig. 5a. Using the experimental dependence of R on E_{ox} (inset of Fig. 5a, replotted from the data in Fig. 4), the E_{ox} profile can be converted into the local ΔV_{th} expected to be caused solely by the R component ($\Delta V_{th,R}$) after a fixed stress time, and therefore into local trapped charge, ΔN_{ot} (Fig. 5b). While for the NBTI stress the ΔN_{ot} profile along the channel is constant, the profile for the HC case is decreasing almost linearly toward the drain. The ΔN_{ot} charge profiles are then inserted into the simulated Si/SiON/poly-Si device structures and I_DV_G curves are calculated (Fig. 6). In agreement with the experimental observation, the charge trapping (R) component during a NBTI stress is confirmed to cause increased ΔV_{th} w.r.t. a CHC stress, with the ratio of the two shifts well matching the experimentally observed ratio of the R components after NBTI

and CHC (1.87x vs. 1.5x in Fig. 4). We can therefore conclude that the reduction of the charge trapping component during CHC stress can be indeed explained by the reduction of the oxide electric field along the channel caused by the application of the drain stress bias.




Figure 5. (a) E_{ox} profile along the channel from MEDICI simulations for the CHC and NBTI stress conditions (E_{ox} magnitude is slightly overestimated by neglecting poly depletion and quantum mechanical effects). Using the experimental dependence of R on E_{ox} (inset), the E_{ox} profile can be converted into (b) the local ΔV_{th} expected to be caused solely by the R component ($\Delta V_{th,R}$), and therefore into the local ΔN_{ot} to be inserted into the simulated structure (see Fig. 6).




Figure 6. I_DV_G curves simulated in MEDICI before and after inserting the ΔN_{ot} charge profiles from Fig. 5b: in agreement with the experimental observation, CHC stress causes reduced $\Delta V_{th,R}$ w.r.t. NBTI.

B. Permanent Component

The enhancement of the P component can be interpreted as enhanced ΔN_{it} due to *pure HC* effects ('*hot holes*'). To support this hypothesis, a substrate hot hole injection experiment [12] was performed: a diode next to the device was used to inject hot holes into the channel, while their energy was provided by applying a positive bias to the substrate of the pFET (Fig. 7). In this experiment, HC degradation is distributed uniformly over the whole channel length and, since no drain voltage is applied, E_{ox} is kept constant along the channel. Results in Fig. 8 for different injection current levels confirm that *pure HC* stress causes only P enhancement, while R is unaffected and caused by *residual NBTI* due to E_{ox} , as seen in the previous paragraph.




Figure 7. Setup used for the substrate hot carrier injection experiment. Using a p+ injector, hot holes are injected in the n-type bulk; a positive V_B provides potential to push holes toward the gate oxide. $V_D = 0\text{V}$ in this HC experiment. V_G stress is chosen as low as -0.8V .




Figure 8. Si/SiON: substrate hot hole injection experiment confirms the increase of the P component to be due to *pure HC* effect.

The P enhancement during standard CHC stress can be attributed to increased N_{it} creation near the drain due to the peak in the lateral electric field, shown in Fig. 9 as from MEDICI simulations. To show this, lateral N_{it} profiling was performed with the charge pumping (CP) method of [13], where CP current (I_{CP}) contribution from the interface regions above the junctions is controlled by applying a reverse bias to source and drain. Results in Fig. 10 show that while NBTI stress creates N_{it} uniformly, CHC stress enhances N_{it} especially near the drain (higher slope of I_{CP} vs. reverse junction bias).

From the results discussed above we can conclude that the *residual NBTI* at the source side of the channel ('*cold holes*')

strongly contributes to the total CHC degradation on pMOSFETs, while the *pure HC* effects ('*hot holes*') are mainly responsible for the interface state creation at the drain side, as for nMOSFETs [1].




Figure 9. Electric field contour plot near the drain from MEDICI simulations for the NBTI and CHC stress conditions. The lateral field is responsible for the ΔN_{it} enhancement in the CHC case. Inset: the maximum of the lateral field as a function of V_{stress} .




Figure 10. Lateral N_{it} profiling using the CP method proposed in [13]. Reverse junction bias reduces N_{it} contribution from interface regions above the junctions. CHC stress is shown to cause enhanced and more localized N_{it} (higher slope of I_{CP} vs. reverse junction bias).

IV. RESULTS ON Si/SiO₂/HIGH-K/MG

With R being initially the largest part of the total ΔV_{th} (as from Figs. 3 and 4), these results predict that for Si pMOSFETs CHC stress can eventually cause a reduced total ΔV_{th} w.r.t. NBTI for typical stress test durations, thanks to the discussed R reduction. Moreover *pure HC* degradation ('*channel hot holes*') causes only moderate extra ΔN_{it} in Si pMOSFETs thanks to the large energy bandgap (E_G) of Si

minimizing impact ionization and thanks to the high valence band offset between Si and SiO_2 [1]. This is shown in Fig. 11 also for a Si/ SiO_2 /high-k/metal gate (MG) device, confirming that CHC do not jeopardize the Si pMOSFET reliability, which is mainly limited by NBTI [14-16].




Figure 11. Si/high-k/MG: application of V_{Dstress} on top of NBTI stress reduces total ΔV_{th} thanks to the reduction of R .

V. RESULTS ON $\text{Si}_{0.45}\text{Ge}_{0.55}/\text{Si}/\text{SiO}_2/\text{HIGH-K}/\text{MG}$

Higher impact ionization in novel SiGe channel pFETs [7] can change this scenario. Fig. 12a shows the same comparison between NBTI and CHC on a $\text{Si}_{0.45}\text{Ge}_{0.55}$ device. For low stress voltages, a reduction of the total ΔV_{th} was still observed for the CHC case. Relying on the discussion in the previous sections, this observation can be interpreted as follows: in a regime for which R dominates over P (i.e., low stress voltages and/or short stress time), the R reduction obtained when applying also a drain stress bias directly reflects into a reduced total ΔV_{th} . On the other hand, for higher stress voltages, enhanced ΔN_{it} related to *pure HC* effects ('hot holes'), causes additional ΔV_{th} and therefore CHC degradation matches and eventually dominates over NBTI (triangles in Fig. 12a).

A comparison between CHC stress on SiGe and on Si devices with identical high-k/MG gate stacks is also undertaken. It should be noted that due to the known Si cap penalty [3], the SiGe device shows higher capacitance equivalent thickness in inversion (T_{inv}) w.r.t. its Si counterpart. Moreover incorporation of Ge reduces the initial $V_{\text{th}0}$ [3]. For a fair comparison it is therefore necessary to '*match*' the stress conditions, artificially '*equalizing*' the $V_{\text{th}0}$ to a target value of -0.3V ($V_{\text{th},i} \approx V_{\text{DD}}/3$) and to rescale ΔV_{th} to equivalent total charge density ($\Delta N_{\text{eff}} = \Delta N_{\text{ot}} + \Delta N_{\text{it}} = \Delta V_{\text{th}} * C_{\text{ox}}/q$) in order to account for different C_{ox} . Similarly to Fig. 12a, results in Fig. 12b show that, for low stress voltages where R dominates, SiGe devices experience a reduced ΔV_{th} (confirming to suffer reduced charge trapping w.r.t. Si devices, [5-6]), while for high stress voltages enhanced ΔN_{it} from *pure HC* effects causes higher ΔV_{th} on SiGe.

We have recently shown that NBTI reliability of SiGe pFETs can be optimized by reducing the thickness of the Si

cap [5-6]. It is therefore interesting to study the impact of the Si cap thickness also on the CHC reliability. It is important to highlight once again that, with the Si cap thickness affecting both the T_{inv} and the $V_{\text{th}0}$ of the SiGe devices, for a fair comparison it is necessary to carefully '*equalize*' the stress conditions as described above. Results in Fig. 13 show that a reduced Si cap thickness is also extremely beneficial against CHC degradation, remarkably reducing ΔN_{it} .




Figure 12. SiGe channel pFETs show higher ΔN_{it} during CHC stress w.r.t. (a) NBTI and w.r.t. (b) CHC stress on Si channel devices with same high-k/MG gate stack. Contrary to Si pFETs (see. Fig. 11), for SiGe devices, the total degradation caused by CHC matches and eventually dominates NBTI. This proves that HC degradation represents the most relevant concern for the reliability of this technology.

As for NBTI, a possible explanation is related to the higher Ge segregation observed with Secondary Ion Mass Spectroscopy (SIMS) at the Si cap/ SiO_2 interface for thin Si cap [17,18]. As observed with Electron Spin Resonance (ESR) [19,20], a higher Ge content at the interface can lower the H-passivated Si dangling bonds density which are commonly considered as the interface state precursor defects [6]. Moreover, as one can notice in Fig. 13, a thin Si cap reduced also the ratio $\Delta N_{\text{eff}}/\Delta N_{\text{it}}$, revealing also a reduction of R . This reduced ΔN_{ot} can be related to a favorable alignment shift of the Fermi level in the SiGe channel w.r.t. the valence band

edge of the Si cap at the oxide interface which can reduce the carrier interaction with N_{ot} as we discussed in [6].




Figure 13. A thin Si cap on a SiGe pFET reduces both ΔN_{it} and ΔN_{ot} (reduced $\Delta N_{eff}/\Delta N_{it}$). This can be explained with reduced N_{it} precursor defect density due to high Ge segregation and reduced interaction with N_{ot} thanks to energy decoupling [6].

VI. CONCLUSIONS

The introduction of SiGe channel devices makes it necessary to study Hot Carrier (HC) degradation also for the pMOSFET reliability. A channel HC (CHC) degradation study on Si pMOSFETs was presented and compared to standard NBTI. The CHC stress condition was shown to reduce the charge trapping component of the degradation (the ‘recoverable’ component, ΔN_{ot}) due to reduced oxide electric field at the drain side of the channel (i.e., reduced ‘cold hole injection’). On the other hand, similarly to nMOSFETs, CHC is shown to enhance the interface state creation (the ‘permanent’ component, ΔN_{it}) at the drain side of the channel due to the high lateral electric field (i.e., ‘hot hole injection’).

These experimental results were well supported by MEDICI simulations. Since ΔN_{ot} is the main contribution to the total degradation, and since ΔN_{ot} is significantly reduced for a CHC stress w.r.t. NBTI, these results confirm that CHC do not limit the Si pMOSFET reliability.

However, $Si_{0.45}Ge_{0.55}$ pMOSFETs show enhanced CHC degradation w.r.t. their Si counterparts, confirming the importance of studying HC effects for the reliability of this technology. Nevertheless, the SiGe device reliability can be enhanced when reducing the thickness of the Si cap. Such optimization is shown to reduce both ΔN_{it} and ΔN_{ot} .

ACKNOWLEDGMENT

The imec core partners, the imec pilot line, and Amsimec are acknowledged for their support. We also gratefully acknowledge Profs. A. Stesmans and V. Afanas'ev (Physics and Astronomy Dept., University of Leuven) for useful discussions.

REFERENCES

- [1] D. Vuillaume, “Hot carrier injections in SiO_2 and related instabilities in submicrometer mosfets”, in “*Instabilities in Silicon Devices*”, edited by G. Barbottin and A. Vapaille, Elsevier, Amsterdam, The Netherlands, 1999, Vol. 3, pp. 265–339.
- [2] V. Huard, M. Denais, C. Parthasarathy, “NBTI degradation: from physical mechanism to modeling”, in *Micr. Rel.*, Vol. 46, No. 1, pp. 1-23, Jan. 2006.
- [3] L. Witters *et al.*, “8Å Tiny gate-first dual channel technology achieving low-V_d high performance CMOS”, in *Proc. Symp. on VLSI Technology*, pp. 181-182, 2010.
- [4] B. Kaczer, J. Franco, J. Mitard, Ph. J. Roussel, A. Veloso and G. Groeseneken, “Improvement in NBTI reliability of Si-passivated Ge/high-k/metal-gate pFETs”, in *Micr. Eng.*, Vol. 86, No. 7-9, pp.1582-1584, July-Sept. 2009 (*INFOS 2009*).
- [5] J. Franco, B. Kaczer, M. Cho, G. Eneman, T. Grasser and G. Groeseneken, “Improvements of NBTI reliability in SiGe p-FETs”, in *Proc. IRPS*, pp. 1082-1085, 2010.
- [6] J. Franco *et al.*, “6Å EOT $Si_{0.45}Ge_{0.55}$ pMOSFET with Optimized Reliability ($V_{DD}=1V$): Meeting the NBTI Lifetime Target at Ultra-Thin EOT”, in *Proc. IEDM*, pp. 70-73 , 2010.
- [7] D. Maji *et al.*, “Understanding and Optimization of Hot-Carrier Reliability in Germanium-on-Silicon pMOSFETs”, *IEEE Trans. Electron Devices*, Vol. 56, No. 5, pp. 1063-1069, May 2009.
- [8] W.-Y Loh *et al.*, “The effects of Ge composition and Si cap thickness on hot carrier reliability of $Si/Si_{1-x}Ge_x/Si$ p-MOSFETs with high-K/metal gate”, in *Proc. Symp. on VLSI Technology*, pp. 56-57, 2008.
- [9] J. Franco, G. Eneman, B. Kaczer, J. Mitard, B. De Jaeger, and G. Groeseneken, “Impact of halo implant on the hot carrier reliability of germanium p-channel metal-oxide-semiconductor field-effect transistors”, *J. Vac. Sci. Technol. B* Vol. 29, No. 01A804, pp. 1-4, Jan. 2011 (*WoDiM 2010*).
- [10] B. Kaczer *et al.*, “Ubiquitous relaxation in BTI stressing – new evaluation and insights”, in *Proc. IRPS*, pp. 20-27, 2008.
- [11] T. Grasser *et al.*, “Simultaneous extraction of recoverable and permanent components contributing to Bias-Temperature Instability”, in *Proc. IEDM*, pp. 801-804, 2007.
- [12] A. Teramoto, R. Kuroda and T. Ohmi, “NBTI Mechanism Based on Hole-Injection for Accurate Lifetime Prediction”, in *ECS Transactions*, Vol. 6, No. 3, pp. 229-243, 2007.
- [13] M. G. Ancona, N. S. Saks, D. McCarthy, “Lateral distribution of hot-carrier-induced interface traps in MOSFETs”, *IEEE Trans. Electron Devices* Vol. 35, No. 12, pp. 2221-2228, Dec. 1988.
- [14] R. Mishra, S. Mitra, R. Gauthier, D. E. Ioannou, D. Kontos, K. Chatty, C. Seguin, R. Halbach, “On the interaction of ESD, NBTI and HCI in 65nm Technology”, in *Proc. IRPS*, pp. 17-22, 2007.
- [15] C. Guerin, V. Huard, A. Bravaix, M. Denais, J. M. Roux, F. Perrier, W. Baks, “Combined effect of NBTI and Channel Hot Carrier effects in pMOSFETs”, in *Proc. IIRW*, pp. 10-16, 2005.
- [16] C.-H. Jeon, S.-Y. Kim, C.-B. Rim, “The impact of NBTI and HCI on deep sub-micron pMOSFETs’ lifetime”, in *Proc. IIRW*, pp. 130-132, 2002.
- [17] M. Caymax *et al.*, “The influence of the epitaxial growth process parameters on layer characteristics and device performance in Si-passivated Ge pMOSFETs”, *J. Electrochem. Soc.*, Vol. 156, No. 12, pp. H979-H985, 2009.
- [18] B. Vincent, W. Vandervorst, M. Caymax, and R. Loo, “Influence of Si precursor on Ge segregation during ultrathin Si reduced pressure chemical vapor deposition on Ge”, *Appl. Phys. Lett.*, Vol. 95, No. 26, Dec. 2009.
- [19] A. Stesmans and V. Afanas'ev, “ESR of interfaces and nanolayers in semiconductor heterostructures”, in “*Characterization of Semiconductor Heterostructures and Nanostructures*”, edited by C. Lamberti, Elsevier, pp.435-482, Jun. 2008.
- [20] J. Franco *et al.*, “Impact of Si-passivation thickness and processing on NBTI reliability of Ge and SiGe pMOSFETs”, as discussed at IEEE SISC, Washington - DC, December 2009.