

# Efficient AlGaIn/GaN Linear and Digital-Switch-Mode Power Amplifiers for Operation at 2 GHz\*

Stephan MAROLDT<sup>†</sup>, Dirk WIEGNER<sup>††</sup>, Stanislav VITANOV<sup>†††</sup>, Vassil PALANKOVSKI<sup>†††</sup>, Nonmembers, Rüdiger QUAY<sup>†a)</sup>, Member, and Oliver AMBACHER<sup>†</sup>, Nonmember

**SUMMARY** This work addresses the enormous efficiency and linearity potential of optimized AlGaIn/GaN high-electron mobility transistors (HEMT) in conventional Doherty linear base-station amplifiers at 2.7 GHz. Supported by physical device simulation, the work further elaborates on the use of AlGaIn/GaN HEMTs in high-speed current-switch-mode class-D (CMCD)/class-S MMICs for data rates of up to 8 Gbit/s equivalent to 2 GHz RF-operation. The device needs for switch-mode operation are derived and verified by MMIC results in class-S and class-D operation. To the authors' knowledge, this is the first time 2 GHz-equivalent digital-switch-mode RF-operation is demonstrated with GaN HEMTs with high efficiency.

**key words:** Gallium Nitride, power amplifier, switch-mode, efficiency

## 1. Introduction

Energy harvesting is a key issue in the development of green information and communication technology. Energy efficiency is further a vital prerequisite in order to make use of the astounding electrical RF-power potential of group III-Nitride semiconductor devices in real communication systems [1]. III-Nitride high-electron mobility transistors (HEMTs) enable new amplifier concepts at RF-frequencies based on their increased device speed and ruggedness and the unique combination of speed and high breakdown voltage. Very high efficiency values can be achieved with conventional linearized Doherty amplifiers, as shown in this work. In addition, new III-N amplifier can be part of more advanced transceiver concepts, as depicted in Fig. 1. The aim of this work is to harvest efficiency and to reduce component usage in the chain from the digital output-I/Q of any communication system. The schematic of the transceiver chain in a base station is given in Fig. 1. The potential advantage of using switch-mode amplifiers is a more efficient organization from the I/Q-output of the digital signal processing (DSP) to the analog antenna output. The early D/A-conversion can be avoided and the digital signal is maintained up to the power amplifier potentially allowing for increased efficiency.




Fig. 1 Concepts of transceiver chains.

## 2. Device Technology and Simulation

Gallium Nitride HEMTs provide the outstanding properties of high-breakdown voltage in combination with the capability of very fast switching. Derived from an optimized analog power bar process, three process variants were used for the investigation of advanced broadband switching with the aim to reach 2 GHz operation.

### 2.1 Epitaxy and Technology

The epitaxial structures used in this work were grown by metal-organic chemical vapor deposition (MOCVD) on 3-inch semi-insulating SiC substrates. The layers consist of a highly-resistive c-plane GaN buffer, followed by an Al<sub>0.22</sub>Ga<sub>0.78</sub>N barrier and finally a thin GaN cap layer. Room temperature Hall measurements on the two-dimensional electron gas (2DEG) formed at the buffer to barrier interface resulted in a sheet resistance, a sheet carrier concentration, and a mobility of 500 Ω/sq,  $8 \times 10^{12} \text{ cm}^{-2}$ , and 1600 cm<sup>2</sup>/(Vs), respectively. After epitaxial growth, ohmic contacts were formed, showing a low contact resistance of 0.2 Ωmm [3]. The nitride-assisted T-gate was used with three different gate lengths of 0.5 μm, 0.25 μm, and 0.15 μm, and was defined by e-beam lithography and trench etching into the SiN passivation [2]. Table 1 gives an overview on performance parameters of the three process variants investigated in this paper. The comparison is performed on the same epitaxy, while contact spacings and pitches are matched to the needs of the individual process nodes. Results on the powerbar capabilities of the process with a gate

Manuscript received November 21, 2009.

Manuscript revised March 31, 2010.

<sup>†</sup>The authors are with the Fraunhofer Institute Applied Solid-State Physics, Tullastr. 72, D-79108 Freiburg, Germany.

<sup>††</sup>The author is with Alcatel-Lucent Bell Labs Germany Radio Communications-Dept. ZFZ/RA4, Germany.

<sup>†††</sup>The authors are with the Advanced Materials and Device Analysis Group, Inst. for Microelectronics, TU Wien, Gusshausstr. 27–29, 1040 Wien, Austria.

\*This paper was partially presented at the TWHM 2009.

a) E-mail: ruediger.quay@iaf.fraunhofer.de

DOI: 10.1587/transele.E93.C.1238

**Table 1** Some analog features of the AlGaIn/GaN device technologies applied.

Gate length	[ $\mu\text{m}$ ]	0.5	0.25	0.15
Operation bias	[V]	50	28	20
$BV_{GD}$	[V]	160	100	20
$f_T$	[GHz]	15	32	50
PAE	%	65	55	29
@ frequency	[GHz]	2	10	27

length of  $0.5\ \mu\text{m}$  have been reported elsewhere, e.g., [2]. In analog class-A-B operation, the process yields a very high PAE of up to 65%, as given in Table 1. Reasonably-high analog efficiency figures are given for two other gate lengths for higher frequencies of 10 GHz and 27 GHz for reference.



Furthermore the coplanar MMIC-process includes NiCr based  $50\ \Omega/\text{sq}$  thin film resistors, metal-insulator-metal (MIM) capacitors as well as a thick plated Au-based air bridge technology.

## 2.2 Device Simulation of Switch-Mode HEMTs

To clarify the needs for switch-mode operation, the AlGaIn/GaN devices are analyzed by means of two-dimensional hydrodynamic simulations using MINIMOS-NT, which was successfully employed for the development of AlGaIn/GaN HEMTs [4], [5]. Material properties, such as band energies, carrier mobilities, and carrier energy relaxation times are properly modeled. The densities of the polarization charges at the channel/barrier interface and at the barrier/cap interface are determined by calibration against the experimental data to be  $9 \times 10^{12}\ \text{cm}^{-2}$  and  $-2 \times 10^{12}\ \text{cm}^{-2}$ , respectively. Self-heating effects are accounted for by using substrate thermal contact in the simulation.

Devices with T-gates of  $0.25\ \mu\text{m}$  length are analyzed with respect to their input capacitance, their transconductance, and with respect to their gate-to-channel separation. For switch-mode operation, several trade-offs have to be considered, which differ from the analog needs. Enhancement-mode devices are very desirable in order to simplify biasing. Thus, the cap and part of the barrier layer under the gate of the EHEMT can be recessed by  $\text{Cl}_2$ -plasma etching. At the same time, fast current-mode switching requires low on-resistances and low-capacitances. Further, high-speed switching with high-oversampling requires low capacitances to reduce the dynamic switching losses. As example of the optimization, Fig. 2 gives the simulated transfer characteristics as a function of barrier thickness under the gate. The simulation shows the impact of the change of the threshold voltage with etch depth.

Figure 3 further gives the simulated gate-source capacitance  $C_{gs}$  as a function of barrier thickness. This is important to quantitatively estimate the change in the input capacitance for switch-mode devices. Since the gate capacitance depends on the gate-channel distance, we perform several simulations with variable recess depths, i.e., variable barrier thickness  $t_{\text{bar}}$  under the gate. As expected, a shift in the threshold voltage is observed (Fig. 2), and  $g_m$  (not ex-

**Fig. 2** Simulated and measured transfer characteristics as a function of barrier thickness under the gate.**Fig. 3** Simulated transfer  $C_{gs}$  as a function of barrier thickness under the gate.

plicitly shown) increases with decreasing  $t_{\text{bar}}$  due to the lack of charge control for thicker layers. Figure 3 shows that the gate-source capacitance  $C_{gs}$  increases with decreasing  $t_{\text{bar}}$ . The simulations in agreement with measurements further show that the  $f_T$  remains relatively constant with barrier variation. The transconductance  $g_m$  and input capacitance change simultaneously. Three conclusions can be drawn from Fig. 2 and Fig. 3. First, enhancement-mode devices can be achieved with a reasonable barrier thickness. Second, the input capacitance  $C_{gs}$  increases significantly with the reduction of the barrier thickness, which is a disadvantage for devices being driven in current-mode switching. However, also the  $C_{\text{on}}$  to  $C_{\text{off}}$  ratio improves with

reduced barrier thickness. Third, as the transconductance also increase accordingly, the current-drive capability of the switch-mode FETs improves. Overall, moving the threshold voltage closer to 0 V improves the switching capabilities even without actually reaching enhancement-mode operation. For a given cut-off frequency, it is further desirable to have a high transconductance in order to improve the capability to drive parasitic lines in a current-mode amplifier. Last, reduction of the on-resistance  $R_{on}$  is key to minimize ohmic switching losses while maintaining reasonable device pinch-off at high-bias. In this study this is achieved by proper scaling of the contact separations for reduced gate-lengths accordingly.

### 3. GaN Doherty Amplifiers

Still based on silicon LDMOS and conventional GaN depletion-mode HEMTs, Doherty amplifiers are the workhorse of our days base-station replacing more conventional class-A-B amplifiers for linear efficiency reasons [6]. To that end a symmetric Doherty amplifier based on GaN HEMTs was realized and was linearized under realistic base station conditions. The fundamental gate periphery of the amplifier is  $W_g = 2 \times 32$  mm. The AlGaIn/GaN HEMTs is based on a gate length of  $0.5 \mu\text{m}$  in this case with a threshold voltage of  $-3$  V. The baseline technology refers to the non-recessed version in Fig. 2. The powerbar devices are packaged in conventional ceramic packages. The image of the complete amplifier is given in Fig. 4. The devices are biased at  $V_{DS} = 30$  V. The peak amplifier was biased in class-C  $V_{GS} = -4$  V, while the carrier amplifier was biased in class-A-B equivalent to a quiescent current of  $I_{D,q} = 100$  mA/mm. At a high frequency of 2.7 GHz a small-signal gain of 9 dB is obtained.

One-carrier W-CDMA performance with digital pre-distortion (DPD) and clipping reaches an average output power of 44.9 dBm (30.9 W) and a peak power of 50.5 dBm (112 W) at 2.7 GHz. The linearized spectrum at 2.7 GHz is

given in Fig. 5. The markers for the 5 MHz and 10 MHz offset from the carrier are indicated. The measured associated drain efficiency (DE) of the linearized operation is  $>45\%$  at 2.7 GHz and the 3GPP-ACLR specifications are met with  $-47$  dB at 5 MHz and with  $-55$  dB at 10 MHz offset. This example shows the excellent potential of conventional GaN FETs under realistic operating conditions up to a high frequency of 2.7 GHz with excellent linear PAE.

### 4. Switch-Mode Core MMICs

More advanced amplifier concepts such as class-S amplifiers have been suggested, e.g., in [7], however, operating at 450 MHz only. It is the aim of this work to demonstrate switch-mode core chips for data rates of  $>5$  Gbits/s equivalent to 2.14 GHz operation, i.e., realistic mobile communication frequencies. Some aspects of circuit design of core chips based on a gate length of  $0.25 \mu\text{m}$  were reported in [8]. For reference, the schematic is given in Fig. 6. The in-




Fig. 5 Output power spectrum of the GaN Doherty amplifier at 2.7 GHz.




Fig. 4 Image of the symmetric GaN Doherty amplifier.




Fig. 6 Schematic of the dual-stage source follower core chip.




Fig. 7 Micrograph of a CMCD MMIC, chip size 2 mm × 2 mm.

put stage of the driver is biased externally. The output stage is biased with the DC- $V_{DS}$ . The major application of such an MMIC PA is either a current-mode class-S operation or a current-mode class-D operation. In the experiment for estimating the class-D or class-S operation a square wave input signal (class-D) or a BPDS modulated signal (class-S) were applied to a dual-stage common source amplification circuit. The gate of the driver is biased at a typical DC-bias in class-A ( $V_{GS} = -1.3$  V), which is adjusted via an external bias-Tee and the two bias  $V_{T_{pos}}$  and  $V_{T_{neg}}$ .

Figure 7 gives the micrograph of a broadband amplifier core chip in differential configuration investigated for various gate technologies in the following. For class-S operation band pass delta-sigma (BPDS) modulated signals request a very high signal bandwidth, which is the reason for applying a technology with a gate length as low as 0.15  $\mu\text{m}$ . The frequency spectrum of the BPDS signal is defined from nearly DC to at least 4th harmonic due to a four times signal oversampling in generating the BPDS signal. A typical spectrum in class-S operation is given in Fig. 8 for a data rate of 5.2 Gbit/s. The main areas of interest include the loss mechanisms at high-data rates and the dependence of PAE and output power as a function of bias.

#### 4.1 MMIC Circuit Design and Broadband Measurements

Circuit simulation and design were carried out using Agilent's ADS simulation environment including our in-house developed GaN HEMT large signal model. Because of the very high signal bandwidth of the modulated input signal, no conventional matching circuit can be applied to the input/output of the MMIC. Thus, the particular amplifiers can be operated at any bitrate within their particular bandwidth




Fig. 8 Output spectrum under class-S operation for 5.2 Gbit/s.

determined mainly by the active device technology. Circuit design consist of waveform shaping for the particular maximum bitrate of the individual MMIC.

Broadband measurements were performed on a high-bandwidth (50 kHz to 40 GHz) measurement setup. The input signal source consists of an Anritsu MP1758A pattern generator with a series-connected preamplifier. A high power attenuator was used as broadband 50  $\Omega$  output load. The input and output bias networks were chosen very carefully to preserve the minimum and maximum available frequency of the measurement setup. A 50 GHz Agilent sampling scope (86100 with 83484A) combined with a software-based spectral S-parameter correction was utilized for broadband measurements of the waveforms. All data given in the following refer to measured broadband signals without any filtering, which, however, has to be applied for proper class-D/S operation in the final amplifier module. The measurements were taken for one amplifier of the differential amplifier pair shown in Fig. 7. For a full differential amplifier including a filter, a doubling in output power with nearly no decrease in efficiency is expected, as evaluated by circuit simulations. As an example for the signals, Fig. 9 gives the time-domain measurements at 0.9 Gbit/s, and 4 Gbit/s, respectively, for a core chip with a gate length of 0.15  $\mu\text{m}$ .


#### 4.2 Core Chip Realization

Power amplifier core-chip CMCD-MMICs based on GaN HEMTs with gate lengths of 0.5  $\mu\text{m}$ , 0.25  $\mu\text{m}$ , and 0.15  $\mu\text{m}$  using advanced III-N MMIC processes are compared in this work. The CMCD-MMICs are designed in a dual-stage configuration with a gate width of  $2 \times 1.2$  mm (for all gate lengths). The stages are mirrored for differential operation, as shown in Fig. 7.


#### 4.3 Digital Class-D Operation

The class-D operation is induced by a periodic square wave input signal. The measured output bit-sequence at a data rate of 0.9 and 4 Gbit/s in square-wave operation was already






**Fig. 9** Time domain measurements in current-mode class-D operation at 0.9 Gbit/s and 4 Gbit/s at an operation bias  $V_{DS} = 15$  V.




**Fig. 10** Output and PAE power vs. bitrate in class-D operation.

given in Fig. 9 for a device with a gate length of  $0.15 \mu\text{m}$ . We observe a voltage swing of 28 V at a DC-bias of  $V_{DS} = 15$  V. The dependence of the switch-mode output power, broadband drain efficiency (DE), and broadband power-added efficiency (PAE) on bit rate in square-wave class-D operation is given in Fig. 10 for half of the circuit shown in Fig. 7. We use a calibrated and frequency corrected spectrum analyzer as a receiver for the broadband signal between near DC and 18 GHz. The passive losses in the set-up are accounted for likewise. The efficiency quantities drain efficiency (DE) and power-added efficiency (PAE) are calculated from the total broadband output and input power and the DC-power. The figure yields a maximum PAE of 74% at 0.9 Gbit/s and 53% at 4 Gbit/s. The output power level reaches 3–3.5 W for a gate width of 1.2 mm, which is equivalent to an output power density of up to 2.9 W/mm at  $V_{DS} = 15$  V. For a given bias, the impact of the dynamic switching losses for this high-bit rate operation can be deduced from this figure.

Figure 11 gives the dependence of output power and PAE as a function of operation bias at 900 MHz in class-D operation, again for a gate length of  $0.15 \mu\text{m}$ . An increase of the output power to 5 W is observed when increasing the operation bias, and likewise, the maximum voltage swing of the switch. The efficiency drops for two reasons: first,



**Fig. 11** Output power and PAE vs. DC-voltage  $V_{DS}$  at 900 MHz (1.8 Gbit/s) in class-D operation.



**Fig. 12** Output and PAE power vs. bitrate in class-S operation for  $V_{DS} = 15$  V.

the design is optimized with respect to the reduction of the switching losses at a particular operation bias; second, and a bit more subtle: although the broadband device is not really matched to  $50 \Omega$  load in an analog microwave sense, however, when increasing the operation bias, the average mismatch of the HEMT impedance over frequency moves away from the  $50 \Omega$  load offered by the output line, which reduces PAE.

#### 4.4 Digital Class-S Operation

For class-S operation a numerical generated 128k BPDS bit stream related to a 1-tone carrier at the specific fundamental frequency is used for the input signal. Figure 12 gives output power and PAE vs. bitrate for a MMIC, again with a gate length of  $0.15 \mu\text{m}$ , measured up to 8 Gbit/s.

In this case for the same bit rate the PAE values are higher than in class-D and reach 63% at 5 Gbit/s. This can be explained by the pulse-length modulation of the class-S signal, which has lower and higher frequency contributions, so that the devices are not always operated at the critical maximum of the frequency range.

**Table 2** MMIC comparison in class-D operation at 900 MHz (1.8 Gbit/s).

$l_g$	[ $\mu\text{m}$ ]	0.5	0.25	0.15
$W_g$	[mm]	1.2	1.2	1.2
$V_{DS}$				
20 V	PAE (DE)	59% (67%)	62% (69%)	68% (74%)
20 V	$P_{out}$	4.0 W	4.3 W	5.1 W
15 V	PAE (DE)	59% (71%)	62% (73%)	67% (77%)
15 V	$P_{out}$	2.7 W	2.8 W	3.2 W

**Table 3** MMIC comparison in class-D operation at 450 MHz (0.9 Gbit/s).

$l_g$		0.5 $\mu\text{m}$	0.5 $\mu\text{m}$
$W_g$		2 mm	1.2 mm
$V_{DS}$			
20 V	PAE (DE)	70% (79%)	69% (76%)
20 V	$P_{out}$	6.0 W	4.9 W
15 V	PAE (DE)	66% (80%)	67% (80%)
15 V	$P_{out}$	3.6 W	3.1 W

## 5. MMIC Technology Comparison at 900 MHz (1.8 Gbit/s)

Among the MMICs discussed in the last section, a systematic comparison is performed including all three gate processes. Table 2 compares CMCD-MMICs in class-D operation for a data rate of 900 MHz. Several trends typical for switch-mode operation are observed: for a given bias and data rate the efficiency and output power increase with reduced gate lengths due to the improvement of the switching losses and the reduction of the on-resistance. In this comparison, 900 MHz is the highest frequency for which measurements for all three gate lengths can be taken, particularly with respect to the gate lengths of 0.5  $\mu\text{m}$ . One general limitation of the power measurements is the voltage and power limitation of the broadband bias-tees (up to 40 GHz), which are limited to 5 W and 20 V, thus measurements beyond these values are not taken.

Larger gate widths allow switching of higher currents and thus increased output power levels. However, larger gate widths also mean a reduction in speed and thus efficiency for a given data rate. Table 3 gives the comparison of two MMICs with the same gate length of 0.5  $\mu\text{m}$  in class-D operation at 450 MHz. In this case the speed of the device is sufficient and only then the output power increases with gate width for nearly identical PAE and DE values.

## 6. Conclusions

In summary, this work demonstrates the enormous potential in efficiency and linearity potential of optimized AlGaIn/GaN HEMTs in both conventional linear and switch-mode applications. Based on device simulations, the different requirements of AlGaIn/GaN HEMTs for the switch-mode operation become visible, where threshold voltage,  $R_{on}$ -reduction, and capacitance reduction are dominant and

have a direct impact on PAE and DE of the RF-power amplifier. Further, GaN Doherty base-station amplifiers demonstrate the enormous linearity potential at high operation frequencies of 2.7 GHz.

The use of AlGaIn/GaN HEMTs in high-speed current-mode class-D/class-S MMICs for data rates of up to 8 Gbit/s in switch-mode operation equivalent to 2 GHz RF-operation shows the potential of GaN processes scaled to gate length of 0.15  $\mu\text{m}$  for current-mode switching and the related efficiency vs. bitrate trade-offs. Very high switching efficiencies are reached for data rates as high as 8 Gbit/s, while the relative drop in PAE and DE suggests further reduction of the on-resistance and the parasitic capacitances for high-efficiency operation

## Acknowledgments

The authors acknowledge the support of the German ministry of education and research in the project class-S and ELBA. The authors further acknowledge support from the Austrian Science Fund (FWF) and BMWF, Project START Y247-N13.

## References

- [1] R. Quay, F. van Raay, J. Kühn, R. Kiefer, P. Waltereit, M. Zorcic, M. Musser, W. Bronner, M. Dammann, M. Seelmann-Eggebert, M. Schlechtweg, M. Mikulla, O. Ambacher, J. Thorpe, K. Riepe, F. van Rijs, M. Saad, L. Harm, and T. Rödl, "Efficient AlGaIn/GaN HEMT power amplifiers," Proc. European Microwave Integrated Circuits Conference (EUMIC) 2008, pp.87–90, Amsterdam, 2008.
- [2] P. Waltereit, W. Bronner, R. Quay, M. Dammann, S. Müller, R. Kiefer, B. Raynor, M. Mikulla, and G. Weimann, "High-efficiency GaN HEMTs on 3-inch semi-insulating SiC substrates," Physica Status Solidi A, vol.205, pp.1078–1080, May 2008.
- [3] S. Maroldt, C. Haupt, W. Pletschen, S. Mueller, R. Quay, O. Ambacher, C. Schippel, and F. Schwier, "Gate-Recessed AlGaIn/GaN based enhancement-mode high electron mobility transistors for high frequency operation," Jpn. J. Appl. Phys., vol.48, no.4, 04C083(3), 2009.
- [4] S. Vitinov, V. Palankovski, S. Murad, T. Roedle, R. Quay, and S. Selberherr, "Predictive simulation of AlGaIn/GaN HEMTs," Tech. Dig. IEEE CSIC Symp., pp.131–134, 2007.
- [5] S. Vitinov, V. Palankovski, S. Murad, T. Roedle, R. Quay, and S. Selberherr, "Hydrodynamic modeling of AlGaIn/GaN HEMTs," Simulation of Semiconductor Processes and Devices, pp.273–276, Springer, Wien, New York, 2007.
- [6] C. Cassan, J. Jones, and O. Lembeye, "A 2-stage 150 W 2.2 GHz dual path LDMOS RF power amplifier for high efficiency applications," Internatinal Microwave Symp. (IMS), pp.655–658, Atlanta, 2008.
- [7] C. Meliani, J. Flucke, A. Wentzel, J. Würfl, W. Heinrich, and G. Tränkle, "Switch-mode amplifier ICs with over 90% efficiency for class-S PAs using GaAs-HBTs and GaN-HEMTs," International Microwave Symp. (IMS), pp.751–754, Atlanta, 2008.
- [8] S. Maroldt, C. Haupt, R. Kiefer, W. Bronner, S. Müller, W. Benz, R. Quay, and O. Ambacher, "High efficiency digital GaN MMIC power amplifiers for future switch-mode based mobile communication systems," Compound Semiconductor Integrated Circuit Symposium, pp.73–76, 2009.



**Stephan Maroldt** received the Dipl.-Ing. degree in electrical engineering, with emphasis on microelectronics, from Technical University Ilmenau, Germany, in 2006. After graduation he has began working on his Ph.D. degree in the nanotechnology group at the Technical University Ilmenau in the field of GaN HFET technology. Since 2008 he is with Fraunhofer Institute of Applied Solid-State Physics where he has continued working towards the Ph.D. degree. His mayor field of research is the design

and technology for GaN HFET devices and GaN-based microwave switch-mode amplifiers circuits.



**Dirk Wiegner** is a member of technical staff in the Bell Labs Department Narrow/Broadband RF Transceivers/Amplifiers of the Wireless Access Research Domain in Stuttgart, Germany. He received the Dipl.-Ing. degree in electrical engineering in 2001 at the University of Stuttgart, Germany. At Alcatel-Lucent he first was engaged in characterization and modelling of SiGe and BiCMOS devices as well as in investigation of AlGaIn/GaN HEMT technology for multiband power amplifiers, within the microelectronics research department. In 2006 he changed to the Narrow/Broadband RF Transceivers/Amplifiers Department where he is currently working on base stations for mobile telecommunication focusing on highly efficient power amplifier concepts and technologies as well as on multiband and multi-standard capable amplifier solutions.



**Stanislav Vitinov** received the Dipl.-Ing. degree in electrical engineering from the Technical University Munich, Germany, in 2005. He joined the Advanced Materials and Device Analysis group at the Institute for Microelectronics, the Technische Universität Wien, Vienna, Austria in 2006, where he is currently working on his doctoral degree. His scientific interests include modeling and the simulation of GaN-based devices.



**Vassil Palankovski** received the Dipl.-Ing. degree in electronics from the Technical University Sofia, Bulgaria, in 1993. Afterwards he worked for three years in the telecommunications field. In 1997, he joined the Institute for Microelectronics at the Technische Universität Wien, Vienna, Austria, where he received his doctoral degree in technical sciences in 2000 and continued as a post-doctoral researcher. In summer 2000, he held a visiting research position at LSI Logic Corporation, Milpitas, California. In 2004, he joined Infineon Technologies, Villach, Austria, for half a year as a technology development engineer. Having received the highest Austrian award for young scientists (START-Prize), Dr. Palankovski returned to the Technical University Vienna in 2005 to establish the Advanced Materials and Device Analysis group. In 2008, he was elected a member of the young curia of the Austrian Academy of Sciences. He has authored and coauthored over 100 refereed publications and a monograph in the field of modeling and simulation of advanced semiconductor devices.



**Rüdiger Quay** received the Diplom degree in physics from Rheinisch-Westfälische Technische Hochschule (RWTH), Aachen, Germany, in 1997, and a second Diplom in economics in 2003. He received his doctoral degree in technical sciences (with honors) from the Technische Universität Wien, Vienna, Austria. In 2009 he received the *venia legendi* in microelectronics, again from the Technische Universität Wien. He is currently a research engineer with the Fraunhofer Institute of Applied Solid-State Physics,

Freiburg, Germany, heading the RF-devices and characterization group. He has authored and coauthored over 100 refereed publications and three monographs. He is a member of IEEE, MTT, and chairman of MTT-6.



**Oliver Ambacher** received his Dipl.-Phys. and Dr. degrees with honors from the Ludwig-Maximilians and Technical University Munich, in 1989 and 1993, respectively, where he was involved in the deposition and characterization of amorphous silicon for solar cells. In 1992 he received a German Science Foundation Graduate Research Fellowship. In 1993, he joined the Walter Schottky Institute of the TU-Munich to investigate the epitaxial growth of group-III nitrides based heterostructures. Since 1995 the research of his group is focused on fabrication of GaN based devices like UV detectors, surface acoustic wave devices or microwave amplifiers as well as on the understanding of polarization induced effects in group-III nitride heterostructures and quantum wells. 1998/99, he spent one year at Cornell University, Ithaca, NY, as an Alexander von Humboldt fellow, where he was involved in the optimization of polarization induced AlGaIn/GaN HEMTs for high frequency and high power applications. He became a Professor of Nanotechnology and head of the Institute for Solid State Electronics located at the Technical University of Ilmenau in 2002. In 2004 he was elected as head of the new Center of Micro- and Nanotechnologies. Since 2007 he is the head of the Fraunhofer Institute of Applied Solid State Physics and Professor for Compound Microsystems in Freiburg, Germany.

search of his group is focused on fabrication of GaN based devices like UV detectors, surface acoustic wave devices or microwave amplifiers as well as on the understanding of polarization induced effects in group-III nitride heterostructures and quantum wells. 1998/99, he spent one year at Cornell University, Ithaca, NY, as an Alexander von Humboldt fellow, where he was involved in the optimization of polarization induced AlGaIn/GaN HEMTs for high frequency and high power applications. He became a Professor of Nanotechnology and head of the Institute for Solid State Electronics located at the Technical University of Ilmenau in 2002. In 2004 he was elected as head of the new Center of Micro- and Nanotechnologies. Since 2007 he is the head of the Fraunhofer Institute of Applied Solid State Physics and Professor for Compound Microsystems in Freiburg, Germany.