TCAD Study of Electromigration Failure Modes in Sn-Based Solder Bumps

H. Ceric\textsuperscript{ab}, R. L. de Oriob, and S. Selberherr\textsuperscript{b}
\textsuperscript{a}Christian Doppler Laboratory for Reliability Issues in Microelectronics at the Institute for Microelectronics
\textsuperscript{b}Institute for Microelectronics, TU Wien, Gußhausstraße 27-29/E360, A-1040 Wien, Austria
Email: \{Ceric\textbar Orio\textbar Selberherr\}@iue.tuwien.ac.at

Abstract—For the realization of modern integrated circuits new interconnect structures like through-silicon-vias and solder bumps, together with complex multilevel 3D interconnect structures are gaining importance. The application of these new structures unavoidably rises different reliability issues like thermal gradients, electromigration, and stressmigration. In this paper we apply state-of-the art TCAD methods for studying electromigration in Sn solder bump. The results and discussion of the studied case have essentially improved the understanding of the role of Sn crystal anisotropy in degradation mechanism of solder bump.

Keywords: 3D interconnects, electromigration, reliability, simulation

I. INTRODUCTION

Three-dimensional (3D) integration is an emerging technology which can form highly integrated systems by vertically stacking and connecting various materials, technologies, and functional components. The potential benefits of 3D integration can vary depending on the utilized approach; they include multi-functionality, increased performance, reduced power, small form factor, reduced packaging, increased yield and reliability, flexible heterogeneous integration, and reduced overall costs. 3D technologies can be divided into three categories based on their similarity to other technologies:

- 3D packaging technology
- 3D transistor build-up technology
- Wafer-level BEOL-compatible 3D technology

Each of these technologies has its specific electromigration (EM) and stress related reliability issues. EM and stress induced degradation act closely together and, in most cases, it is impossible to separate their impact on materials building specific interconnect structures [1]. According to the 2009 International Technology Roadmap for Semiconductors, EM will become a limiting factor for high current density packages [2]. A characteristic of 3D integration is also an increased significance of heat transfer. On a silicon chip, the elements which generate heat are the transistor, the contact metallization, the multilayered Cu and Al interconnects, and the solder bumps. The effect of increased temperature on EM and stress induced degradation is manifold; on one hand it enhances the material transport by increasing diffusivity coefficients; on the other hand, in most of the cases it activates dislocation movements producing complex plastic effects both in metals and semiconductors [3].

Solder bump is a crucial component for high performance 3D packaging technology. Many experimental studies of solder bumps have been focused on various combinations of under bump metallization (UBM), solder composition, and far back end of line (FBEOL) structure to improve current density distributions and consequently EM reliability [4]. Pb-free solders are today widely used in many commercial products; however, their reliability for high-performance logic chip application still needs to be further improved [5].

In this work TCAD based analyses of solder bump structures and their EM failure behavior described in [6] are carried out. The Sn solder bump is connected to the Cu metallization by UBMs. The UBM on the upper (cathode) side of the solder bump consists of a Ni barrier layer and on the bottom (anode) side the contact is realized by stacking TiW, Ni, and Cu layers. At the interface between Ni and Sn, an inter-metallic compound (IMC) is established (cf. Fig. 1).

During EM testing two failure modes are observed:

- Mode 1. The cathode Ni barrier layer and the IMC remain intact, while EM induced voids are formed at the Sn solder bump interface to the IMC.
- Mode 2. The Ni barrier layer and the IMC are depleted and swept away. Inside the Ni layer a void is formed.

For the understanding of this failure behavior first the role of metal microstructure in EM should be discussed.

II. MICROSTRUCTURE AND EM

Microstructure is defined by a network of grain boundaries and by the crystal orientation inside the grains. The network of grain boundaries influences vacancy transport during EM in several ways.
The diffusion of point defects inside the grain boundary is faster when compared to grain bulk diffusion [7], since a grain boundary generally exhibits a larger diversity of point defect migration mechanisms. Moreover, formation energies and migration barriers of point defects are, on average, lower than those for the lattice. In polycrystalline metals, grain boundaries are also recognized (together with dislocation loops) as sites of vacancy generation and annihilation [7], [8]. Therefore, the EM failure rate should depend on the grain size of the metallization. This dependence is well documented for Al interconnects; however, the dependence is found to be less pronounced in Cu interconnects. The probable reason is that EM dominates along interfaces in Cu interconnects [9].

The Sn solder bump microstructure and interface reaction also play an important role in failure scenarios. Sn solder bumps often consist of several large Sn grains, such that most solder bumps exhibit one or at most a few Sn grain orientations [10]. Sn has a bulk tetragonal crystal structure which exhibits highly anisotropic diffusional, mechanical, thermal, and electrical properties [11].

A clear dependence of the thermo-mechanical response of a Sn solder bump on microstructure and Sn grain orientation was also observed [10]. The coefficient of thermal expansion is higher in the c-axis direction than in a- or b-axis directions.

### III. THEORETICAL MODEL

A general, three-dimensional expression for the vacancy flux \( \mathbf{j}_v \) driven by gradients of the chemical potential and EM is given by

\[
\mathbf{j}_v = \frac{C_v}{k_B T} \mathbf{D}_v (\nabla \mu_v + |Z^*| e \nabla \phi).
\]  

The meaning of the symbols is as in [12]. Here we also introduce a tensorial diffusivity \( \mathbf{D}_v \) which describes the anisotropy of vacancy transport caused by the crystal properties and the influence of mechanical deformation. The vacancy flux expression (1) and the models based on it have been widely used for the analysis of EM in dual-damascene copper interconnects. In order to model EM in solder bumps which, in addition to host atoms (e.g. Sn), also include impurity atoms (e.g. Ni, Cu), (1) must be extended. We assume that, prior to EM stressing, all impurity atoms have occupied substitutional positions. Thus, after applying electric current, EM removes the impurity atoms from their substitutional sites and causes them to drift. Each drifting host or impurity atom induces a movement of vacancies in a direction opposite to its drifting direction and the total vacancy flux is composed of the vacancies produced by the host atoms and the impurity atoms.

The total flux \( \mathbf{j}_v \) is given by

\[
\mathbf{j}_v = \mathbf{j}_{v,host} + \sum_i \mathbf{j}_{v,imp}.
\]  

Here, \( \mathbf{j}_{v,imp} \) is the vacancy flux corresponding to impurity \( i \) and \( \mathbf{j}_{v,host} \) is the flux of the host vacancies. \( \mathbf{j}_{v,imp} \) are expressed by expressions similar to (1), but specific diffusivity coefficients and effective charges must be used. Particularly, the effective charges can vary significantly [13],[14].

Today we use sophisticated, quantum mechanics based methods in order to calculate the effective charges [15], [16], [17]. From [15], for example, at 473 K for Pb self-EM we have \( Z^* = -3.4 \), for Cu in Pb \( Z^* = -0.6 \), and for Sn in Pb \( Z^* = -7.0 \).

Since the vacancy volume is smaller than the volume of the atom, the EM gives rise to mechanical stress. The kinetic relation for the evolution of the strain tensor \( \mathbf{e} \) caused by vacancy migration and recombination from [12], [18] is

\[
\frac{\partial \mathbf{e}_{ij}}{\partial t} = \frac{\Omega}{3} \left( (1-f) \mathbf{V} \cdot \mathbf{j}_v + f \gamma \right) \delta_{ij},
\]

where \( \gamma \) is the source term which describes the vacancy recombination and annihilation process, \( \Omega \) is the volume of the atom, and \( f \) is the atom-vacancy relaxation factor.

For an undistorted crystal, the tensorial diffusivity \( \mathbf{D}_v \) is determined by [12], [19]

\[
D_{v,ij} = \frac{6D_0}{Z} \sum_{k=1}^{Z} a_i^k a_j^k e^{-\frac{E_b^k - E_a}{k_B T}}.
\]

\( Z \) is the number of neighboring jump sites, \( a_i^k \) are the components of unit jump vectors for each jump site (direction), \( E_b^k \) and \( E_a \) are the energy barrier for jump direction \( k \) and the energy at the initial atom position, respectively. \( D_0 \) is the vacancy diffusivity in the ideal crystal lattice [20].

\[
D_0 = \frac{1}{12} Z \Gamma_0 \lambda^2
\]

\( \lambda \) is the mean vacancy jump length and \( \Gamma_0 \) is the atom jumping frequency.
IV. SIMULATION RESULTS AND DISCUSSION

We have utilized an interconnect structure as presented in Fig. 1. This structure consists of a Sn based solder bump with Ni under bump metallization at the cathode end. The cathode and anode ends are connected to copper interconnect layers. In order to study the complete problem we must consider EM in both Ni and Sn segments as well as at their interface. As we know from experimental observations, at the interface between Ni and Sn, an inter-metallic compound is formed. EM in the Sn and Ni segment is described by the standard EM model [12]. For IMC we assume at first a simple Ni segregation model [21]. Ni has a face-centered cubic crystal and in the unstressed state self-diffusion and EM in such crystals is isotropic. In this work the predominant focus is on the effects of EM; therefore, the models for stress induced anisotropy of the diffusivity tensor are neglected [22].

The isotropic self-diffusivity coefficient of Ni is [23]

\[ D_{Ni} = 2.9 \exp \left( -\frac{2.88 \text{ eV}}{k_B T} \right) \text{cm}^2/\text{s}. \] (6)

Measurements of self-diffusion in Sn clearly show an anisotropic atomistic transport. From [24],[25] we have

\[ D_{c,Sn} = 3.7 \times 10^{-8} \exp \left( -\frac{0.25 \text{ eV}}{k_B T} \right) \text{cm}^2/\text{s}, \] (7)

\[ D_{a,Sn} = D_{b,Sn} = 8.4 \times 10^{-4} \exp \left( -\frac{0.45 \text{ eV}}{k_B T} \right) \text{cm}^2/\text{s}. \] (8)

First we consider failure Mode 1. Here the c-axis of the Sn grain exhibits a large angle with the current direction, where the rate of Ni diffusion in Sn is small. Failure is mainly due to Sn self-EM, resulting in a peak vacancy concentration between the IMC and solder (cf. Fig.2). By rotating the Sn crystal by 90°, the crystal c-axis becomes aligned with the electric current direction. Ni atoms are transported from the Ni layer through the IMC into the solder bump below, where they electromigrate rapidly along the c-axis. At this instance, the peak in vacancy concentration occurs in the UBM Ni layer as can be seen in Fig.3. The locations of vacancy concentration peaks in both failure modes correspond to sites of peaks of tensile stress, which are sites of void nucleation.

Our simulations have shown that the crystal orientation in a Sn solder bump cannot be the sole reason for the difference in EM behavior between Mode 1 and Mode 2. Even if the EM of Ni in the a- and b-axis direction is much smaller than the EM in the c-axis direction, it is still higher than Sn self-EM, so we would expect similar behavior in both failure modes. We conclude that the structure of the transition region (IMC) plays a significant role. This structure, in the case when the Ni layer is attached to the a- or b-axis oriented crystal, is such that it represents a barrier for EM of Ni atoms. In our simulation we applied a segregation model [22] to describe the capturing of Ni atoms in IMC. The anisotropy of Ni diffusion in Sn is much more pronounced than the anisotropy of Sn self-diffusion. In the case of fast c-axis Ni diffusion in Mode 2 we have an additional effect: the Sn crystal orientation produces an IMC structure which is preconditioned for a fast dissolution. This dissolution subsequently drowns atoms from the UBM causing the failure in Mode 2.

More detailed simulations by means of molecular dynamics will be necessary in order to design a more accurate phenomenological model for IMC.

In Fig. 4 we compare the time dependent rise in the vacancy concentration due to Sn self-diffusion and self-EM for different crystal orientations. Three cases are studied:

- c-axis is parallel to electric current direction
- c-axis is rotated by \( \theta = 30^\circ \)
- c-axis is rotated by \( \theta = 60^\circ \)

The impact of IMC and Ni-related vacancy-influx is neglected in order to obtain a clear picture of the influence of crystal anisotropy on material transport.

As we can see in Fig.4, a crystal rotation causes a reduction of the EM intensity. We denote with \( \theta \) an angle between the current density and the c-axis of the crystal. By comparing the curves for \( \theta = 0^\circ \) and \( \theta = 60^\circ \) we see that the vacancy concentration at \( \theta = 0^\circ \) keeps rising, while the curve at \( \theta = 60^\circ \) stays almost at equilibrium. This result helps to

![Figure 2. Normalized vacancy distribution in failure Mode 1. Peak concentration is reached in the bump.](image)

![Figure 3. Failure Mode 2 - large portion of UBM with high vacancy concentration.](image)
understand the experimental observation of failure development in solder bumps which consist of two large grains. In these cases the grain with c-axis oriented in parallel to the electron flow is completely swept away, while the other grain is still intact [11].


