Formation and Movement of Voids in Copper Interconnect Structures

Roberto Lacerda de Orio and Siegfried Selberherr

Institute for Microelectronics, TU Wien, Gußhausstraße 27-29/E360, A-1040 Wien, Austria Email: {orio|selberherr}@iue.tuwien.ac.at

Abstract

Electromigration (EM) is one of the main reliability concerns in copper interconnects. In particular, it is a critical issue for new emerging technologies, such as through silicon via (TSV) technology. In this work the impact of formation and growth of voids under a TSV located at the cathode end of a typical dual-damascene line is analyzed. The resistance change of the structure is numerically simulated and modeled. It is shown that there exist two modes of resistance development caused by large and small voids.

1. Introduction

Three-dimensional (3D) integration has become a very promising technology for the microelectronics industry. Among its main advantages are: high density integration, multifunctionality, better performance, reduced power, heterogeneous integration, etc [1]. One key component of 3D integration to achieve these features is the through silicon via (TSV) [2]. A TSV consists of a conducting via fabricated trough a silicon substrate, which connects components of different integration levels [1].

EM failure mechanisms have been extensively studied in copper dual-damascene interconnects [4]. Frank *et al.* [5] have shown that for structures with a TSV formed on a pad at the cathode end of line the resistance development is somewhat different than that for conventional line-via structures. They have observed that the resistance remains initially constant and later increases following a logarithmic time dependence. Based on failure analysis methods it was shown that this behavior is due to the growth of a large void under the TSV and it was concluded that this is the major failure mechanism in such structures.

In this work we investigate the impact of small and large voids on the structure resistance development. The resistance change is determined based on 3D numerical simulations. We show that a significant resistance increase can also be caused by small voids under the TSV, since imperfections at the TSV bottom are introduced from the fabrication process. This forms an additional failure mechanism, for which an analytical model is developed.

2. Modeling

In [5] EM experiments using downstream electron flow showed void formation and growth under the TSV at the cathode end of a line as sketched in Figure 1 and Figure 2. It was observed that the development of the resistance as a function of time can be divided into two periods: at first the resistance remains practically constant, which is then followed by a measurable resistance increase. Failure analyses indicated that during the first period the void diameter is smaller than the TSV section, while the measurable resistance increase period starts as soon as the void diameter becomes larger than the TSV section.

Considering a cylindrical void under the TSV, as shown in Figure 2, and that $r_{void} \ge r_{TSV}$, the resistance change is modeled as [5]

$$R(r_{void}) - R(r_{TSV}) = \frac{\rho_b}{2\pi t_b} \ln\left(\frac{r_{void}}{r_{TSV}}\right), \quad r_{void} \ge r_{TSV} \quad (1)$$

where r_{void} and r_{TSV} are the void and the TSV radii, respectively, ρ_b is the barrier resistivity, and t_b is the barrier layer thickness at the bottom of the via. $R(r_{TSV})$ is the resistance at $r_{void} = r_{TSV}$. Assuming isotropic void growth, the resistance change as a function of time is given by

$$\Delta R(t) = R(r_{TSV}) - R_0 + \frac{\rho_b}{4\pi t_b} \ln\left(\frac{t}{t_0}\right), \quad t \ge t_0$$
 (2)

with

$$t_0 = \frac{\pi h r_{TSV}^2}{A_i v_d} = \frac{\pi h r_{TSV}^2 kT}{A_i D_v e Z^* \rho_j},$$
 (3)

where h is the copper line thickness, A_l is the line cross sectional area, v_d is the vacancy, D_v is the vacancy diffusivity, e is the elementary charge, Z^* is the effective charge, ρ is the copper resistivity, and j is the applied current density. t_0 is the time at which the void radius becomes equal to the radius of the TSV and the logarithmic resistance increase starts. Thus, (2) is valid for the period $t \ge t_0$, when $r_{void} \ge r_{TSV}$.




Figure 1. Copper dual-damascene line/TSV structure.




Figure 2. Detail of the TSV bottom and the void under the via.

Although Frank *et al.* [5] assumed that the resistance trace is constant for $t < t_0$ (i.e. $r_{void} < r_{TSV}$), void growth under the TSV leads, in fact, to a small resistance increase which cannot be experimentally measured. In this case, the resistance change is caused by the reduction of the effective conducting area in relation to the cross sectional area of the TSV. Therefore, the resistance change is given by

$$\Delta R(r_{void}) = \frac{\rho_b t_b}{\pi r_{TSV}^2} \left[\frac{\left(r_{void} / r_{TSV} \right)^2}{1 - \left(r_{void} / r_{TSV} \right)^2} \right], \quad r_{void} < r_{TSV} \quad (4)$$

and the resistance change as a function of time becomes

$$\Delta R(t) = \frac{\rho_b t_b}{\pi r_{TSV}^2} \left(\frac{t/t_0}{1 - t/t_0} \right), \quad t < t_0.$$
 (5)

It should be pointed out that the models derived above assume a circular TSV, while the via used in the experimental test structure described in [5] and used in this work is approximately square. Therefore, r_{TSV} should be viewed as an effective via radius. This does not affect the modeling and later we will show that r_{TSV} can be determined by fitting (1) and (4) to the curves of resistance change as a function of void radius obtained from numerical simulations.

3. Results and discussion

The resistance change caused by the growth of a void located under the TSV was determined from numerical simulations. The geometry, dimensions, and material parameters of the interconnect structure were obtained from [5]. A detailed view of the structure and void at the TSV bottom is shown in Figure 2.

Considering the modeling approach described above, a cylindrical void is placed under the via and its radius is gradually incremented. For each void size the resistance of the interconnect is determined from the numerical solution of the Laplace equation. In this way we are able to extract the resistance change of the interconnect shown in Figure 1 for the whole period of void growth.

Figure 3 shows the electron current density distribution at the TSV bottom in the presence of a void. The void causes a reduction of the effective conducting area at the TSV bottom. The electron flow is displaced towards the corners of the via, which leads to current crowding in this region, as can be readily seen in Figure 3.




Figure 3. Electron current density distribution (in A/m²) under the TSV in the presence of a void. Current crowding towards the corners of the via can be seen.




Figure 4. Numerical simulation of resistance change as a function of void radius under the TSV.




Figure 5. Interconnect resistance change as a function of void radius for $r_{void} \ge r_{TSV}$.

The resistance change as a function of void radius is shown in Figure 4. The resistance change is practically negligible for small void radii ($r_{void} < 1.4 \mu m$). For larger voids, however, a significant resistance increase is observed. Note that the void radius axis is plotted in logarithmic scale and that the resistance appears to closely follow a linear increase. Below we investigate the resistance change curve shown in Figure 4 in more detail and verify the modeling previously proposed.

3.1 Resistance change for large voids $(r_{void} \ge r_{TSV})$

The resistance change of the interconnect line as a function of the void radius for the range $r_{void} \ge r_{TSV}$ is shown in Figure 5. The symbols represent numerical simulation results obtained at different void sizes. The solid line is a fit to the simulated data according to the

model given in (1). One can clearly see that the model correctly describes the resistance change for the tested void radius range. Furthermore, the numerical simulation results reproduce the logarithmic resistance increase suggested by Frank *et al.* [5]. By fitting (1) to the simulations we have obtained as effective TSV radius $r_{TSV} = 1.44 \, \mu \text{m}$.

3.2 Resistance change for small voids ($r_{void} < r_{TSV}$)

The simulated resistance change as a function of void size for $r_{void} < r_{TSV}$ is shown in Figure 6. Although the magnitude of the resistance change is small, a rapid increase is expected as the void grows. One can see that a very good agreement between the numerical simulations and the analytical model given by (4) is obtained for the range $r_{void} \le 0.95 r_{TSV}$. The estimated effective TSV radius is $r_{TSV} = 1.43 \ \mu m$, which is very close to the value determined for the large void case.

Since the resistance increase for $r_{void} < r_{TSV}$ is rather small, EM failures are, in principle, expected to occur for the range $r_{void} > r_{TSV}$ [5], so the interconnect lifetime is obtained from (2). However, imperfections on the bottom of the TSV are typically introduced during the fabrication process [6]. In particular, control of the thin barrier layers at the bottom of the TSV is a key issue and has a significant impact on the structure reliability.

As a consequence of such imperfections, Frank *et al.* [5] observed a high variation of the barrier layer resistivity (100 - 20000 $\mu\Omega.cm$) estimated from the experimental results, as shown in Figure 7. Thus, the barrier resistivity distribution can be regarded as an effective parameter which takes into account mainly the dispersion of the barrier layer thickness of the TSV bottom.




Figure 6. Resistance change as a function of void radius for small voids ($r_{void} < r_{TSV}$).




Figure 7. Barrier resistivity distribution extracted from [5]. The large dispersion indicates the existence of imperfections at the TSV bottom introduced during the fabrication process.




Figure 8. Resistance change due to a small void under the TSV for different values of barrier resistivity.

The impact of such variations on the resistance change for small voids under the TSV is shown in Figure 8. The variation of the effective barrier resistivity affects the structure resistance significantly, leading to a large resistance increase, even when the void size is still smaller than the via section. Taking a 10% resistance increase as failure criterion, we estimate that for $\rho_b > 3000~\mu\Omega$.cm the interconnect failure is triggered also for smaller voids under the TSV ($r_{void} < r_{TSV}$). It should be pointed out that these failures form an additional failure mode. Furthermore, since a shorter time is needed to grow a smaller void, this failure mechanism constitutes an early failure mode.

Figure 7 shows that a high barrier resistivity is found at a cumulative percentile of about 90%. This means that early failures would only be "visible" in lifetime distribution curves for low cumulative percentiles, in particular less than 10%. Considering that the reliability assessment of an interconnect is typically performed at very low failure percentiles, the early failures described above might be the main relevant mechanism for EM failure in copper dual-damascene line/TSV structures.

4. Summary

Small voids under the via of a copper dual-damascene line/TSV structure generated by EM material transport can cause a significant interconnect resistance increase due to imperfections at the TSV bottom. Upon triggering the line failure, this mechanism forms an extrinsic, early failure mode, which acts primarily at low cumulative percentiles, and is expected to have a significant impact on the interconnect reliability assessment. A model which satisfactorily describes the resistance increase associated to this mode has been proposed.

Acknowledgments

The authors would like to thank T. Frank for helpful discussions. This work was supported by the Austrian Science Fund FWF, project P23296-N13, and also by the European Union Project COCOA.

References

- [1] J.-Q. Lu, K. Rose, and S. Vitkavage, Future Fab Intl., 23, p.25 (2007).
- [2] M. Motoyoshi, Proc. of the IEEE, 97, p.43 (2009).
- [3] M. Koyanagi, Proc. IEEE Intl. Reliab. Phys. Symp., p. 328 (2011).
- [4] L. Doyen, E. Petitprez, P. Waltz, X. Federspiel, L. Arnaud, and Y. Wouters, J. Appl. Phys., 104, p.123521 (2008).
- [5] T. Frank, C. Chappaz, P. Leduc, L. Arnaud, F. Lorut, S. Moreau, A. Thuaire, R. El Farhane, and L. Anghel, Proc. IEEE Intl. Reliab. Phys. Symp., p.347 (2011).
- [6] T. Frank, C. Chappaz, P. Leduc, L. Arnaud, S. Moreau, A. Thuaire, R. El Farhane, and L. Anghel, Proc. IEEE Electronics Packaging Technology Conference (EPTC), p.321 (2010).