

Drift Compensating Effect during Hot-Carrier Degradation of 130nm Technology Dual Gate Oxide P-Channel Transistors

Gunnar Andreas Rott, Heiko Nielen, Hans Reisinger, Wolfgang Gustin
 Infineon Technologies AG,
 Am Campeon 1-12, 85579 Neubiberg, Germany,
 Email: gunnar.rott@infineon.com

Stanislav Tyaginov, Tibor Grasser
 Institute for Microelectronics,
 Technische Universität Wien,
 Gußhausstraße 27-29, A-1040 Wien, Austria

Abstract—We present hot-carrier measurement results on a 130nm dual gate oxide MOS transistor technology node which is used for automotive and analog applications with a nominal voltage of 3.3V. Transistors of several geometries have been stressed at various gate and drain voltage combinations at room and elevated (125°C) temperatures. The results show two main degradation effects with one drift type ($D_{I_{sub,max}}$) close to the traditional hot-carrier degradation worst-case condition and another ($D_{\Psi,max}$) for $V_{ds} = V_{gs}$. Both effects compensate the drift after a specific stress time. The drifts and their compensation are clearly observable by analyzing the change of the substrate current characteristics over stress time. In the literature several mechanisms for hot-carrier degradation have been reported. The first effect is related to the bond dissociation caused by a single high energetic carrier while the second one is due to the multiple vibrational excitation of the bond by several “colder” carriers. The results underline the importance of that approach and provide a benchmark for device degradation simulations due to the good separability of the observed effects. Long term stress data show that even for low V_{gs} the drift type $D_{I_{sub,max}}$ will be compensated by $D_{\Psi,max}$.

I. INTRODUCTION

During the last decades hot-carrier degradation has become a very complex topic due to device shrinking, new technology features (like special implanting methods) and changing field conditions inside the transistor’s channel. Starting with single “hot”-carriers which can break a Si – H bond through high energies gained by field acceleration [1]–[3] which could explain the effects observed in the late 1970’s, today also “hot” fractions of particle ensembles are considered to cause the degradation at the drain region near the Si – SiO₂ interface of MOS transistors. Furthermore, the superposition of these single-particle and multiple-particle processes has been discussed [4], [5].

To show the significance of this approach we present recent hot-carrier measurement results on a 130nm dual gate oxide MOS transistor technology which is used for automotive and analog applications and has a nominal voltage of 3.3V. A comprehensive picture of the voltage dependence of the degradation is obtained by choosing various gate and drain voltage combinations (fig. 1) for stressing the devices under test. Several transistors with different widths and lengths




Fig. 1. The stress voltage matrix (2-dimensional parameter space with combinations of V_{ds} and V_{gs}). All experiments were performed at 25°C and 125°C. Crosses denote a measurement condition.

have been stressed to analyze the drift behavior with respect to their geometry. To capture the temperature effect on the degradation all measurements were performed at 25°C and 125°C. The results show two main degradation effects. One drift type ($D_{I_{sub,max}}$) is located close to the traditional worst-case condition for hot-carrier degradation ($\max(I_{sub}(V_{gs}))$) where the largest impact ionization rate is present [6]). Another ($D_{\Psi,max}$) can be observed at $V_{gs} = V_{ds}$ where the carrier flux is maximal [7]–[10]. Both effects compensate the drift after a specific stress time and stress voltage combination. Here, the transition from $D_{I_{sub,max}}$ (which in this case leads to a smaller absolute threshold voltage) to $D_{\Psi,max}$ occurs. We will show that these effects and their interacting drift compensation are clearly observable (e.g. for the threshold voltage drift) by analyzing the change of the substrate current characteristics over stress time.

II. SAMPLES

The measurements were performed on production quality pFETs with 5.2nm thick plasma nitrided dual gate oxides. The devices under test had eight different geometries ($L =$

(0.37...30) μm , $W = (0.4...30)\mu\text{m}$) including short and wide, long and narrow as well as long and wide devices.

III. MEASUREMENTS

The recorded data including $I_{ds}(V_{gs})$ and $I_{bs}(V_{gs})$ characteristics, operating points and threshold voltage have been obtained employing an Agilent[®] analyzer and a switching matrix which is used for parallel stressing the devices under test. The used measure-stress-measure technique enables us to derive the drift data for each readout. For this purpose additional 19 data sets at logarithmic equidistant readout times were recorded after the zero hour readout. The resulting cumulative stress time of each experiment was 10^4s . One additional long term measurement was extended to a cumulative stress time of $3.6 \times 10^5\text{s}$. Data from a wide range of drain and gate voltages (32 combinations) have been recorded ($V_{ds} = -(4.8; 5.3; 5.8)\text{V}$, $V_{gs} = (-5.8 \dots 0)\text{V}$) to give a full picture of the device's drift behavior in the inversion region over a 2-dimensional stress voltage parameter space. To analyze the temperature influence on the presented effects (hot-carrier degradation is known to diminish at higher temperatures in long-channel devices and to become more severe in ultra-scaled counterparts [11]–[16]) all measurements have been performed at room temperature and at 125°C .

IV. RELEVANCE OF EFFECT

For modern technologies with small channel lengths it is known that hot-carrier degradation cannot be described correctly by a substrate current based model which assumes the maximum degradation for $D_{I_{sub,max}}$ where $|V_{ds}| > 3.3\text{V} \wedge V_{gs} \approx V_{gs}(\max(I_{bs}))$ (e.g. ‘‘lucky electron model’’ [1], [2]) and is maximal for $D_{\Psi,max}$ $V_{ds} = V_{gs}$ [7]–[10]. On the contrary, the recorded data show a relevant drift for $D_{I_{sub,max}}$ and a drift compensated regime between $D_{I_{sub,max}}$ and $D_{\Psi,max}$. Therefore both effects and their interaction need to be taken into account for e.g. a voltage based transistor degradation model for realistic circuit simulations (especially for analog applications) where a full V_{ds} and V_{gs} dependence is needed. Because of that the tested device is a good candidate to show the two main degradation effects and their transition.

V. RESULTS

The drift of the threshold voltage shows a decrease of the absolute threshold voltage around the region of $D_{I_{sub,max}}$ (fig. 2) for $V_{gs} \approx -0.75\text{V}$ and $|V_{ds}| > 3.3\text{V}$. With increasing gate voltage this drift decreases and is fully compensated for $V_{gs} \approx -1.75\text{V}$ after 10^4s stress time. With $V_{gs} \rightarrow V_{ds}$ ($D_{\Psi,max}$) the absolute threshold voltage is increasing to more than twice the absolute value of $D_{I_{sub,max}}$. For lower drain stress voltages this behavior is still well observable although the absolute drift attenuates.

To suppress the negative-bias temperature instability driven degradation the maximum gate voltage of all presented results is equal to the operating voltage of the devices under test (only fig. 1 and fig. 2 exceed this limitation).

Higher temperatures attenuate the drift type $D_{I_{sub,max}}$ and




Fig. 2. Results of stress matrix showing the (absolute) threshold voltage drift after 10^4s at (top) room temperature, (bottom) 125°C . (x: measured data point)

aggravate $D_{\Psi,max}$ (fig. 2) to a 1:3 drift ratio. The drift compensation after 10^4s is not influenced by this and still located at $V_{gs} \approx -1.75\text{V}$.

For $D_{I_{sub,max}}$ with the maximum at $V_{ds, stress} = -5.8\text{V}$ and $V_{gs, stress} = -0.5\text{V}$ the substrate current characteristics show a decrease of $\max(I_{bs})$ with stress time. The fresh device has a substrate current maximum located at -0.95V whereas for the aged device the maximum is at -0.85V resulting in a shift of 0.1V (fig. 3(a)).

The maximum of $D_{\Psi,max}$ is observed at $V_{ds, stress} = -5.8\text{V}$ and $V_{gs, stress} = -3.3\text{V}$ (the negative-bias temperature instability is negligible because of the low temperature and $|V_{gs, stress}| = 3.3\text{V} = V_{nominal}$) and shows a completely different behavior (fig. 4(a)). Initially the maximum substrate current increases with stress time from the fresh device with a maximum located at -0.95V up to a turning point at $\approx 3.6 \times 10^3\text{s}$ for -1.20V and ends after 10^4s at -1.40V . The total shift of the $V_{gs}(\max(I_{bs}))$ is $\approx -0.25\text{V}$ (maximum of $D_{\Psi,max}$) and $\approx -0.45\text{V}$ after 10^4s stress time.

The drift compensation ($\Delta V_{th} = 0$ after 10^4s) due to both effects is best observable for $V_{ds, stress} = -5.8\text{V}$ and $V_{gs, stress} = -1.5\text{V}$. The turning point at $1.3 \times 10^3\text{s}$ is well correlated with the change of V_{th} (fig. 5). A third mechanism appears after the maximum of $D_{\Psi,max}$ (fig. 4(a)) where $\max(I_{bs})$ decreases and $V_{gs}(\max(I_{bs}))$ is shifted to a higher potential.

A comparison of the drift data from transistors with different




Fig. 3. Change of $I_{bs}(V_{gs})$ and V_{th} during aging at room temperature. Top: The drift type $D_{I_{sub,max}}$ is maximal for $V_{gs} = -0.5V$ and $V_{ds} = -5.8V$ after 1×10^4s and shows a constant decrease of $\max(I_{bs})$. Bottom: $|V_{th}|$ decreases with stress time.




Fig. 4. Change of $I_{bs}(V_{gs})$ and V_{th} during aging at room temperature. Top: The drift type $D_{\Psi,max}$ has its maximum after 3.6×10^3s and results in a constant increase of $\max(I_{bs})$. An additional effect is noticeable for larger stress times decreasing $\max(I_{bs})$. Bottom: $|V_{th}|$ increases with stress time.




Fig. 5. The change of $I_{bs}(V_{gs})$ during aging shows a direct relation to the change of V_{th} , the common turning point is at 1.3×10^3s where $\Delta V_{th} = \Delta \max(I_{bs}) \approx 0$. Top: measured combination of drift types $D_{I_{sub,max}}$ and $D_{\Psi,max}$. Bottom: First drift type $D_{I_{sub,max}}$ decreases $|V_{th}|$ with the stress time until a turning point after which $D_{\Psi,max}$ dominates the aging process leading to an increase of $|V_{th}|$.

geometries indicates that the compensation is not influenced by the geometry and always located at $V_{gs} \approx -1.75V$. The drift ratio ($D_{I_{sub,max}}:D_{\Psi,max}$) data (tab. I) show several groups of devices. On the one hand, there are short and wide channel transistors (1, 3, 4) with comparable drift ratio values. On the other hand, there are long and narrow devices (6, 7, 8) together with long and wide devices (2, 5) which have a very small drift in general for the applied stress time of 10^4s . Only higher temperatures show a recognizable drift of the threshold voltage for that group.

Both the room and elevated temperature data show an increase

Table I
Drift ratio ($D_{I_{sub,max}}:D_{\Psi,max}$) of several transistor geometries at room and elevated temperatures. n.d.: drift not detectable

Transistor	L/ μm	W/ μm	ratio, 25 °C	ratio, 125 °C
1	0.37	10	1:2.2	1:3.1
2	2	10	1:2.6	1:7.8
3	0.43	10	1:1.9	1:3.0
4	0.5	10	1:1.3	1:2.6
5	30	30	n.d.	1:12.1
6	1	0.5	n.d.	1:2.6
7	2	0.5	n.d.	1:7.4
8	2	0.4	n.d.	1:3.2

of the drift ratio up to $0.5 \mu m$ while the length is increasing. The $2 \mu m$ long device has the smallest drift ratio. Analyzing the long term stress data at 3.6×10^3s for low gate




Fig. 6. Long term stress data show that even for low $V_{gs} = -0.75V$ the drift type $D_{I_{sub,max}}$ will be compensated by $D_{\Psi,max}$. The turning point is located at $7.7 \times 10^4 s$.




Fig. 7. Change of $I_{ds}(V_{gs})|_{V_{ds}=-0.1V}$ during aging for a) $D_{I_{sub,max}}$, b) $D_{\Psi,max}$ at room temperature. For drift type $D_{I_{sub,max}}$ the values of $I_{ds,lin}$ are not changing significantly while $D_{\Psi,max}$ shifts the whole characteristic to higher absolute potentials.

voltages ($-0.75V$) a compensation of the degradation around $7.7 \times 10^4 s$ is observable (fig. 6).

The change of the linear characteristics ($I_{ds}(V_{gs})|_{V_{ds}=-0.1V}$) during aging for the drift type $D_{I_{sub,max}}$ is much less significant than for $D_{\Psi,max}$ (fig. 7). The former shifts the characteristics to slightly lower potentials while the latter shifts them to noticeable higher potentials resulting in a total shift of about $-0.9V$.

VI. DISCUSSION

In the literature several mechanisms for hot-carrier degradation have been reported. Single “hot” carriers which can gain high enough energies through field acceleration to break a Si-H bond [2], [3], [17], “hot” fractions of particle ensembles like for instance caused by impact ionization [18], Auger recombination [19], electron-phonon [20], [21] and electron-electron scattering [22], [23]. Further, the superposition of single and multiple carrier effects has been discussed [24], [25].

The first mechanism is assumed to be due to bond dissociation triggered by a solitary hot carrier. This process is typical for (relatively) high-voltage devices. In this case the indicator of hot-carrier degradation severity is the average (over the ensemble) carrier energy, and hence as a related




Fig. 8. The drift ratio is increasing with the channel length up to $0.5 \mu m$. Between $0.5 \mu m$ and $2 \mu m$ a strong decrease is observable. A maximum of the ratio $D_{I_{sub,max}} : D_{\Psi,max}$ is expected in-between.

quantity, the substrate current, is widely used for hot-carrier degradation assessment. As a result, the worst-case conditions of hot-carrier degradation correspond to the substrate current maximum ($D_{I_{sub,max}}$). In scaled devices, on the other hand, a series of bond bombardment events by “colder” carriers can induce the multiple vibrational bond excitation. Thus, the multiple-carrier mechanism is dominating if device dimensions shrink. In this situation, the carrier flux rather than the particle energy is important and worst-case conditions correspond to the maximum flux ($D_{\Psi,max}$). However, even in ultra-scaled devices the high-energy fraction of the carrier ensemble can be populated by scattering mechanisms such as impact ionization, Auger recombination, electron-phonon and electron-electron scattering.

In terms of hot-carrier degradation, the transition from long-channel to short-channel devices occurs at a channel length below $180nm$ for single gate oxide NMOSFETs [6], [22]. In this work the investigated dual gate oxide PMOSFETs of a $130nm$ technology for automotive and analog applications have a minimum gate length of $370nm$ and provide a unique possibility to study the interplay of competing single- and multiple-carrier effects in more detail.

The observed drift compensation takes place after $10^4 s$ of stress at $V_{gs} \approx -1.75V$. At this, the corresponding gate voltage is independent of the transistor geometry.

It was ascertained that the main influence of the geometry is an increase of the drift ratio with increasing length between $0.37 \mu m$ and $0.5 \mu m$ as well as a decrease from $0.5 \mu m$ to $2 \mu m$ for wide devices (fig. 8). Therefore a maximum of the drift ratio is expected between $0.5 \mu m$ and $2 \mu m$ for the $10 \mu m$ wide channel stressed at room and elevated temperatures.

This means that the single “hot” carrier effect where the particles have sufficient high energies to degrade the device is only relevant for a specific channel length while degradation caused by multiple-carrier mechanisms can be found for shorter as well as for longer devices. The finding is valid for room and elevated temperatures and consistent with our hot-carrier degradation model [24], [25].

Long term stress data (3.6×10^5 s) show that even for low gate voltages the drift type $D_{I_{sub,max}}$ will be compensated by $D_{\Psi,max}$.

VII. CONCLUSION

Dual-gate oxide pFETs of a 130nm technology clearly demonstrated two hot-carrier effects which compensate the drift of each other independently of the device geometry. The phenomenon is related to the interaction of single and multiple carrier mechanisms. An additional effect is noticeable after the first multiple carrier induced drift. Transistors stressed for longer than 10^5 s show a drift compensation even for low gate voltages. The linear characteristics are mainly influenced by multiple-carrier (high flux) driven mechanisms resulting in a shift to higher absolute potentials. Devices of equal width are expected to have a maximum of the drift ratio $D_{I_{sub,max}} : D_{\Psi,max}$ between a length of $0.5\mu\text{m}$ and $2\mu\text{m}$ and show an increase of the drift ratio from $0.37\mu\text{m}$ to $0.5\mu\text{m}$. The presented findings evidently demonstrate the interplay of single- and multiple-carrier mechanisms of hot-carrier degradation. Most importantly, the results provide a benchmark for device degradation simulations due to the good separability of the observed effects.

ACKNOWLEDGMENT

This work has been supported by the German ministry of education and research (BMBF) within the project "Design for Reliability of SoCs for Applications like Transportation, Medical, and Industrial Automation", (RELY), 16M3091A. Furthermore, we want to give our thanks to Karina Rott for the extensive discussions.

REFERENCES

- [1] C. Hu, "Lucky electron model for channel hot electron emission", in Proc. International Electron Devices Meeting (IEDM), 1979, pp. 22–25.
- [2] C. Hu, S. Tam, F. Hsu, P.-K. Ko, T.-Y. Chan, and K. Terrill, "Hot-Electron Induced MOSFET Degradation-Model, Monitor, Improvement", IEEE Trans. Electron Dev. 48, 375–385 (1985).
- [3] E. Takeda, "Hot-carrier effects in submicrometre MOS VLSIs", IEE PROCEEDINGS, Vol. 131, Pt. I, No. 5, 153–162 (1984).
- [4] McMahon W, Haggag A, Hess K., "Reliability scaling Issues for nanoscale devices", IEEE Trans Nanotech 2003, 2, 33–38.
- [5] Hess K, Haggag A, McMahon W, Cheng K, Lee J, Lyding J. "The physics of determining chip reliability", Circ Dev Mag 2001(May):33–8.
- [6] S. Rauch, F. Guarin, and G. LaRosa, "Impact of E–E Scattering to the Hot Carrier Degradation of Deep Submicron NMOSFET's", IEEE Electron Dev. Lett. 19, 463–465 (1998).
- [7] E. Li, E. Rosenbaum, J. Tao, G.-F. Yeap, M. Lin, and P. Fang, "Hot-carrier effects in nMOSFETs in $0.1\mu\text{m}$ CMOS technology", in Proc. IRPS, 1999, pp. 253–258.
- [8] C. Lin, S. Biesemans, L. Han, K. Houlihan, T. Schiml, K. Schrufer, C. Wann, and R. Markhopf, "Hot carrier reliability for $0.13\mu\text{m}$ CMOS technology with dual gate oxide thickness", in Proc. IEDM, 2000, pp. 135–138.
- [9] R. Woltjer, A. Hamada, and E. Takeda, "PMOSFET hot-carrier damage: oxide charge and interface states", Semicond Sci. Technol. 7, pp. B581–B584 (1992).
- [10] A. Bravaix, D. Goguenheim, N. Revil, and E. Vincent, "Hole injection enhanced hot-carrier degradation in PMOSFETs used for systems on chip applications with $6.5\text{--}2\text{nm}$ thick gate-oxides", Microel. Reliab. 44, 65–77 (2004).
- [11] F.-C. Hsu, and K.-Y. Chu, "Temperature dependence of hot-electron-induced degradation in MOSFET's", IEEE Electron Dev. Lett. 5, 148–150 (1984).
- [12] P. Heremans, G. V. den Bosch, R. Bellens, G. Groseneken, and H. Maes, "Temperature Dependence of the Channel Hot-Carrier Degradation of n-Channel MOSFETs", IEEE Trans. Electron Dev. 37, 980–992 (1990).
- [13] M. Song, K. MacWilliams, and C. Woo, "Comparison of NMOS and PMOS hot carrier effects from 300 to 77K", IEEE Trans Electron Dev. 44, 268–276 (1997).
- [14] A. Bravaix, D. Goguenheim, N. Revil, E. Vincent, M. Varrot, and P. Mortini, "Analysis of high temperature effects on performances and hot-carrier degradation in DC/AC stressed $0.35\mu\text{m}$ n-MOSFETs", Microel. Reliab. 39, 35–44 (1999).
- [15] P. Moens, J. Mertens, F. bauwens, P. Joris, W. D. Ceuninck, and M. Tack, "A Comprehensive Model for Hot Carrier Degradation in LDMOS Transistors", in Proc. IRPS, 2007, pp. 492–497.
- [16] H. Enichlmair, S. Carniello, J. Park, and R. Minixhofer, "Analysis of hot carrier effects in a $0.35\mu\text{m}$ high voltage n-channel LDMOS transistor", Microel. Reliab. 47, 1439–1443 (2007).
- [17] A. Acovic, G. L. Rosa, and Y. Sun, "A review of hot-carrier degradation mechanisms in MOSFETs", Microel. Reliab. 36, 845–869 (1996).
- [18] J. Bude, "Gate-Current by Impact Ionization Feedback in submicron MOSFET Technologies", in Proc. VLSI Symposium Tech. Digest, 1995, pp. 101–102.
- [19] F. Venturi, E. Sangiorgi, and B. Ricco, "The impact of voltage scaling on electron heating and device performance of submicrometer MOSFETs", IEEE Trans. Electron Dev. 38, 1895–1904 (1991).
- [20] W. McMahon and K. Hess, "A Multi-Carrier Model for Interface Trap Generation", J. of Comp. Electronics 1, 395–398 (2002)
- [21] J. Chung, M. Jeng, J. Moon, P. Ko, and C. Hu, "Low-voltage hot-electron currents and degradation in deep-submicrometer MOSFETs", IEEE Trans. Electron Dev. 37, 1651–1657 (1990).
- [22] S. Rauch, G. LaRosa, and F. Guarin, "Role of E-E scattering in the enhancement of channel hot carrier degradation of deep-submicron NMOSFETs at high VGS conditions", "The Energy-Driven Hot-Carrier Degradation Modes of nMOSFETs", IEEE Trans Dev. Material. Reliab. 1, 113–119 (2001).
- [23] C. Guerin, V. Huard, and A. Bravaix, "The Energy-Driven Hot-Carrier Degradation Modes of nMOSFETs", IEEE Trans. Dev. Material. Reliab. 7, 225–235 (2007).
- [24] S. Tyaginov, I. Starkov, O. Triebel, J. Cervenka, C. Jungemann, S. Carniello, J. Park, H. Enichlmair, M. Karner, C. Kernstock, E. Seebacher, R. Minixhofer, H. Ceric, and T. Grasser, "Hot-Carrier Degradation Modeling Using Full-Band Monte-Carlo Simulations", in Proc. IPFA, 2010.
- [25] S. Tyaginov, I. Starkov, O. Triebel, J. Cervenka, C. Jungemann, S. Carniello, J. Park, H. Enichlmair, C. Kernstock, E. Seebacher, R. Minixhofer, H. Ceric, and T. Grasser, "Interface traps density-of-states as a vital component for hot-carrier degradation modeling", Microel. Reliab. 50, 1267–1272 (2010).