

# Understanding the suppressed charge trapping in relaxed- and strained-Ge/SiO<sub>2</sub>/HfO<sub>2</sub> pMOSFETs and implications for the screening of alternative high-mobility substrate/dielectric CMOS gate stacks

J. Franco<sup>\*</sup>, B. Kaczer, Ph. J. Roussel, J. Mitard, S. Sioncke, L. Witters, H. Mertens, T. Grasser<sup>1</sup>, and G. Groeseneken<sup>2</sup>

imec, Kapeldreef 75, 3001 Leuven – Belgium

<sup>1</sup>Technische Universität Wien – Austria; <sup>2</sup>also with ESAT Dept., KU Leuven – Belgium; \*Jacopo.Franco@imec.be

## Abstract

We study charge trapping in a variety of Ge-based pMOS and nMOS technologies, either with Si passivation and conventional SiO<sub>2</sub>/HfO<sub>2</sub> gate stack, or with GeO<sub>x</sub>/high-k gate stacks. A general model for understanding this phenomenon in alternative substrate/dielectric systems is proposed. We discuss two different approaches to pursue a reduction of charge trapping in alternative material systems, which will be necessary for achieving reliable high-mobility devices.

## Introduction

High mobility materials will be required for next technology nodes [1]. In particular, Ge and III-V compounds [2] are the first candidates for *p*- and *n*-type channels respectively, although a Ge CMOS integration is also considered [3]. The development of compatible dielectric stacks (i.e., preserving carrier mobilities), is currently impeded by severe border trap charging, which induces intolerable hysteresis in the device *I-V* characteristics [4]. Here we investigate *charge trapping in a broad variety of Ge-based pMOS and nMOS technologies*, with Si passivation and SiO<sub>2</sub>/HfO<sub>2</sub> gate stack, or with GeO<sub>x</sub>/high-k gate stacks. *We introduce a unified picture of channel carrier-defect energy coupling valid for all substrate/dielectric systems.*

## Organization

We first discuss suppressed charge trapping in relaxed Ge (*r*-Ge) pMOS and nMOS with a Si passivation layer and SiO<sub>2</sub>/HfO<sub>2</sub> dielectric and compare with our recent studies [5] of superior SiGe pMOS NBTI reliability. *We demonstrate a Normal-distributed defect level band in the r-Ge/Si/SiO<sub>2</sub>/HfO<sub>2</sub> system*, and we show that *this technology is essentially trapping-free at operating voltages*, thanks to effective channel carrier-defect energy decoupling. Further improvement is achieved by introducing strain in the Ge channel (*s*-Ge, planar & finFET) which enhances the energy offset. Based on these insights, we develop a methodology for correct device lifetime extrapolation accounting for the Normal distribution of defect levels, and *we define an experimental parameter* (the voltage-time acceleration exponent,  $\xi$ ) *used for robust screening of alternative substrate/dielectric systems with different carrier-defect alignment.*

Finally *we report a broad set of charge-trapping data collected on a variety of thin EOT GeO<sub>x</sub>-based alternative dielectric stacks* of interest for Ge CMOS integration. All the alternative stacks investigated so far showed a severe carrier-

defect energy coupling which causes substantial charge-trapping already at low operating voltage and short times, consistent with literature data of *I-V* hysteresis. *We discuss two different approaches for reducing charge trapping* in these gate stacks, namely defect passivation and defect energy decoupling, and we show how the latter represents the most effective way to salvage the device reliability.

## Ge devices with Si passivation and SiO<sub>2</sub>/HfO<sub>2</sub> stack

### A. Relaxed-Ge pMOS

We have previously shown improved reliability in SiGe pMOS, ascribed to carrier-defect energy decoupling [5]. Additional energy displacement is expected for *r*- and *s*-Ge channels (Fig. 1). Fig. 2 reports threshold voltage shifts ( $\Delta V_{th}$ ) measured in *r*-Ge pMOS at T=25°C for a wide range of gate overdrive voltages ( $V_{ov}$ ). Fig. 2 also confirms  $\Delta V_{th}$  is chiefly due to charge trapping while interface state generation is negligible. A significant variation in the time and voltage acceleration exponents ( $n$  and  $\gamma$ ) is observed depending on the considered  $V_{ov}$  range, hampering standard device lifetime extrapolation based on power laws with constant exponents ( $\Delta V_{th} \neq A V_{ov}^\gamma t^n$ ). *We propose an alternative methodology based on the defect capture time dependence on voltage* [6]. By rescaling the  $\Delta V_{th}(t)$  traces recorded at different  $V_{ov}$  along the time axis (Fig. 3) a universal curve is obtained, clearly showing a saturating behavior. This experimental curve is perfectly described by a Cumulative Lognormal, representing the distribution of capture time constants induced by the Normal distribution of energy levels (since  $\tau_c = \tau_0 \exp(E_d/k_B T)$ , with  $E_d$  being the distribution of defect energy levels [6]). Process parameters as the channel doping level or the Si cap thickness [5] can modify the carrier-defect alignment and ‘speed up’ the charge capture process (Fig. 4).

While we and others have previously suggested the existence of such defect band *based on extrapolation* [5,6] or extremely harsh accelerated tests [7,8], the particular alignment of the Fermi level in the *r*-Ge channel allows for its *direct observation* in a measurable window. Fig. 5 shows a calculation of our defect band model [5], where the Normal parameters have been fitted to yield the typically observed voltage acceleration  $\gamma \sim 3$  for Si, in the measurable  $\Delta V_{th}$  range. For different energy injection levels, representing SiGe ( $\Delta E \sim 0.3\text{eV}$ ) and *r*-Ge ( $\Delta E \sim 0.5\text{eV}$ ) valence bands, the same defect band is expected to induce different  $\Delta V_{th}(V_{ov})$  curves. A higher  $\gamma$  is expected at low  $V_{ov}$  with a curvature becoming apparent within the measurable window for *r*-Ge, as observed experimentally (Fig. 5c).

## B. BTI Extrapolation for Alternative Material Systems

Due to the curved  $\log(\Delta V_{th})$ - $\log(\text{time})$  evolution, standard device lifetime extrapolation based on power law acceleration models yield inconsistent results depending on the considered  $V_{ov}$  range (Fig. 6a). In contrast, the time scaling factors needed to construct the universal degradation curve (cf. Fig. 3) show a *single power law dependence of the voltage over the whole observed defect capture time range* (~16 decades), independently of the curved  $\Delta V_{th}$  evolution. The exponent of this power law ( $\tau_c = \tau_0 V_{ov}^{-\zeta}$ ) represents the convolution of the typically used time and voltage acceleration exponents ( $n$  and  $\gamma$ ). A higher  $\zeta$  value ( $\zeta \sim 46$  for  $r$ -Ge and  $\sim 21$  for Si) suggests larger carrier-defect energy decoupling (cf. Figs. 5b and 16).

## C. Strained-Ge pMOS

To surpass the performance of state-of-the-art Si technology, Ge channel devices will need strain engineering as well [9-10], which induces additional valence band offset [11] (cf. Fig. 1). Consistent with our model, further reliability improvement is observed in  $s$ -Ge planar and finFET [10] devices with Si passivation and  $\text{SiO}_2/\text{HfO}_2$  stack (Fig. 7).

## D. Relaxed-Ge nMOS

Given the superior reliability of Ge pMOS with Si passivation, the same gate stack is of interest also for nMOS. Sufficient nMOS reliability (Fig. 8), comparable with benchmark Si data [12] is indeed observed, in agreement with our model (Ge and Si conduction bands almost align [11], yielding the same carrier-defect energy coupling). However, poor electron mobility has been reported for this gate stack [14], moving research interest toward alternatives [3].

### Ge channel devices with $\text{GeO}_x$ /high-k gate stacks

We studied charge trapping in p- and n- channel devices with a variety of  $\text{GeO}_x$ -based gate stacks (Table I). Severe  $I$ - $V$  hysteresis is observed, consistent with literature [3] (Fig. 9). This excessive charge trapping also affects carrier mobility (Fig. 10). As noted above, higher channel doping is consistently observed to accelerate charge trapping (Fig. 11). Fig. 12 shows a benchmark of the measured  $\Delta V_{th}$  after a pulse of constant duration and amplitude vs. the  $T_{inv}$  of the considered stacks. *Unacceptable shifts are observed in all cases*, with larger shifts for nMOS with scaled  $T_{inv}$ . As discussed, different carrier-defect alignments in different stacks can yield different apparent voltage and time accelerations, depending on the measured  $V_{ov}$  range (Fig. 13). Hence benchmarking different materials at fixed time and  $V_{ov}$  conditions can be misleading. A correct benchmarking is obtained by extrapolating the maximum operating  $V_{ov}$  of each gate stack (Fig. 14) with the method we propose (cf. Fig. 6). *None of the studied alternative stacks provides sufficient reliability* (max.  $V_{ov} < 0.5\text{V}$  target). nMOS show reduced reliability for scaled  $T_{inv}$ , while the opposite trend in pMOS suggests hole trapping sites located mainly in the  $\text{GeO}_x$  IL.

## Strategies for achieving reliable Ge and III-V devices


For Ge and III-V reliability improvement, two possible approaches can be pursued (Fig. 15): 1) defect density reduction, or 2) selection of a substrate/dielectric system with *sufficient carrier-defect energy decoupling*. While the former approach is surely beneficial (cf. experimental data w/ and w/o surface cleaning optimization in Fig. 14), the latter approach is clearly more effective. For the screening of alternative systems, the extracted values of  $\zeta$  represents a powerful metric for estimating carrier-defect energy decoupling (Fig. 16).

## Conclusions


Ge devices with  $\text{SiO}_2/\text{HfO}_2$  dielectric offer suppressed charge trapping, owing to an *effective carrier-defect energy decoupling*. Based on a thorough study of this material system, we have proposed a general model for understanding of trapping in alternative substrate/dielectric systems. Finally we have introduced a *universal metric to identify systems with sufficient carrier-defect energy decoupling*, necessary for achieving reliable high-mobility devices.

## References


- (1) M. Bohr, "The evolution of scaling from the homogeneous era to the heterogeneous era", in *Proc. IEDM*, pp. 1.1.1-6, 2011;
- (2) K. J. Kuhn, "Considerations for Ultimate CMOS Scaling", TED 59(7), pp. 1813-1828, 2012;
- (3) R. Zhang *et al.*, "1-nm-thick EOT high mobility Ge n- and p-MOSFETs with ultrathin  $\text{GeO}_x/\text{Ge}$  MOS interfaces fabricated by plasma post oxidation", in *Proc. IEDM*, pp. 642-645, 2011;
- (4) D. Lin *et al.*, "Beyond interface: The impact of oxide border traps on InGaAs and Ge n-MOSFETs", in *Proc. IEDM*, pp. 645-648, 2012 ;
- (5) J. Franco *et al.*, "SiGe Channel Technology: Superior Reliability Toward Ultrathin EOT Devices—Part I: NBTI", TED 60(1), pp. 396-404, 2013;
- (6) T. Grasser *et al.*, "Analytic modeling of the bias temperature instability using capture/emission time maps", in *Proc. IEDM*, pp. 618-621, 2011;
- (7) G. Pobegen *et al.*, "Understanding temperature acceleration for NBTI", in *Proc. IEDM*, pp. 614-617, 2011;
- (8) D. Varghese *et al.*, "on-State Hot Carrier Degradation in Drain-Extended NMOS Transistors", TED 57(10) 2704-2710;
- (9) J. Mitard *et al.*, "First demonstration of strained Ge-in-STI IFQW pFETs featuring raised SiGe75% S/D, replacement metal gate and germanided local interconnects", in *Proc. VLSI Tech. Symp.*, pp. T20-21, 2013;
- (10) L. Witters *et al.*, "Strained Germanium Quantum Well pMOS FinFETs Fabricated on in situ Phosphorus-Doped SiGe Strain Relaxed Buffer Layers Using a Replacement Fin Process", in *Proc. IEDM*, 2013 (*in press*);
- (11) J.T. Teherani *et al.*, "Extraction of large valence-band energy offsets and comparison to theoretical values for strained-Si/strained-Ge type-II heterostructures on relaxed SiGe substrates", *Phys. Rev. B* 85, pp. 205308.1-10, 2012;
- (12) M. Cho *et al.*, "Insight Into N/PBTI Mechanisms in Sub-1-nm-EOT Devices", TED 59(8), pp. 2042-2048, 2012;
- (13) B. Kaczer *et al.*, "Significant reduction of Positive Bias Temperature Instability in high-k/metal-gate nFETs by incorporation of rare earth metals", *Micr. Eng.* 86(7-9), pp.1894-1896, 2009;
- (14) K. Martens *et al.*, "New interface state density extraction method applicable to peaked and high-density distributions for Ge MOSFET development", EDL 27(5), pp. 405-408, 2006;
- (15) J. Mitard *et al.*, "Investigation of the Electrical Properties of Ge/High-k Gate Stack", in *Proc. SSDM*, pp. 881-882, 2011.




**Fig. 1:** Band diagram of SiO<sub>2</sub>/HfO<sub>2</sub> gate stacks with Si, SiGe, *r*-Ge, and *s*-Ge channel materials. On Ge-based channels, SiO<sub>2</sub> is obtained by oxidation of a thin epi-Si passivation layer (not shown, i.e., fully consumed). Note the different alignments of the valence band (dashed lines) for the different materials.



**Fig. 2:** (a)  $\Delta V_{th}$  induced by charge trapping as measured at varying gate overdrive voltage ( $V_{ov}$ ) with the eMSM technique on *r*-Ge/Si/SiO<sub>2</sub>/HfO<sub>2</sub> pMOS. Interface state ( $N_{it}$ ) generation at room temperature as measured with the charge pumping technique was observed to be negligible (cf.  $\Delta N_{it}$ -corrected  $\Delta V_{th}$ , dashed lines vs. symbols). For  $V_{ov} < 1.8$  V, the  $\Delta V_{th}$  was below the detection limit ( $\sim 1$  mV), already suggesting a very good reliability of this stack. Thanks to the low initial  $V_{th0}$  of Ge pMOS, dielectric breakdown does not cause measurement issues for  $V_{ov} \leq 3.8$  V. Note the  $\Delta V_{th}$  traces cannot be described by typical power law dependences on time and voltage (i.e.,  $\Delta V_{th} \neq A V_{ov}^\gamma t^n$ ), since the time exponent  $n$  and (b) the voltage acceleration exponent  $\gamma$  vary significantly depending on the  $V_{ov}$  range.




**Fig. 3:** (a) Extended  $\Delta V_{th}(t_{stress}, V_{ov})$  dataset, with finer voltage step resolution at low  $V_{ov}$ , showing the monotonous decrease of the time exponent  $n$  with increasing  $V_{ov}$ . (b) The  $\Delta V_{th}$  traces measured at different  $V_{ov}$  rescaled along the time axis yield a *single universal degradation curve*, which shows a clear saturation. The trace corresponding to  $V_{ov} = 2.2$  V was chosen as pivot (i.e. rescaled  $t_{stress} = t_{stress}$  for  $V_{ov} = 2.2$  V). The time-rescaled experimental data are perfectly described by a Cumulative Lognormal distribution (line) multiplied for the maximum  $\Delta V_{th}$  expected if all the dielectric defects were charged [CDF( $t_{stress} \rightarrow \infty$ ) =  $1 \times \Delta V_{th, max} \approx 0.7$  V]. The derivative of the Cumulative Lognormal represents the density of states (DOS, dashed line). The standard deviation of the fitted distribution  $\sigma = 10^{4.22}$  s is in agreement with the values extrapolated with the Capture-Emission-Time modeling for Si/SiO<sub>2</sub>/HfO<sub>2</sub> [6]. Note the experimental  $\Delta V_{th}$  data going above the mean of the distribution. (c) Same data plotted on a Lognormal Probit scale.




**Fig. 4:**  $\Delta V_{th}(t_{stress}, V_{ov})$  data rescaled as in Fig. 3b, for samples with varying Si cap thickness and channel doping. A thicker Si cap [5] and a higher doping level (cf. Fig. 11) change the carrier energy injection level and ‘speed up’ the degradation, reducing the device lifetime.

**Fig. 5:** (a) Sketch of a defect band in the dielectric bandgap: more defects become energetically favorable for channel carrier with increasing  $V_{ov}$ ; the saturating universal curve of Fig. 3b represents the integral of the defect band. Note different channel materials yield different carrier energy injection levels (cf. Fig. 1). (b) Calculated  $\Delta V_{th}(V_{ov})$  for a Normal distribution of defect energy levels [5]. The defect band parameters were fitted to yield a typically observed voltage acceleration exponent  $\gamma \sim 3$  for Si devices. Then the same parameters were used to calculate the expected  $\Delta V_{th}$  for SiGe devices [5] (valence band offset  $\Delta E_v \sim 0.3$  eV) and for *r*-Ge devices ( $\Delta E_v \sim 0.5$  eV). Note the clearly curved  $\Delta V_{th}$  evolution showing up in the measurable window (white area, i.e.  $\Delta V_{th} > 1$  mV) in the latter case. The simulated trends well describe (c) the experimental  $\Delta V_{th}(V_{ov})$  data for Si, SiGe, *r*-Ge devices with identical SiO<sub>2</sub>/HfO<sub>2</sub> gate stacks (lines are guide to the eye).




**Fig. 6 (left):** (a) Standard lifetime extrapolation based on power laws with constant voltage and time exponents ( $\gamma$  and  $n$ ) yields different maximum operating  $V_{ov}$ , depending on the measured voltage window for Ge devices. (b) The time-scaling factor as used in Fig. 3b show a power law dependence on  $V_{ov}$  in the whole range of the curved  $\Delta V_{th}$  evolution, allowing for sound lifetime extrapolation based on a single constant exponent  $\xi$ . (c) Maximum  $V_{ov}$  values for 4 Si wafers extrapolated with the proposed method and with the standard power laws to confirm ‘backward compatibility’. Note the lower  $\xi$  value measured for Si w.r.t. *r*-Ge pMOS devices ( $\sim 21$  vs.  $\sim 46$ ).

**Acknowledgement:** This work was performed as part of imec’s Core Partner Program. It has been in part supported by the European Commission under the 7<sup>th</sup> Framework Programme (Collaborative project MORDRE, contract No. 261868). The authors acknowledge discussions with Profs. M. Heyns and V. Afanas’ev, Drs. D. Lin, T. Ivanov, K. Martens, M. Caymax, L. Nyns, L-Å Ragnarsson, R. Degraeve, M. Toledano-Luque, H. Arimura, M. Cho, P. Weckx, T. Kauerauf, N. Collaert and A. Thean.




**Fig. 7:** Maximum  $V_{ov}$  for 10-year device lifetime for  $r$ -Ge (planar) and  $s$ -Ge (planar and finFET) pMOS compared to Si [12] and SiGe [5] baselines. Note the further reliability improvement in  $s$ -Ge thanks to larger carrier-defect energy decoupling (cf. discussion about  $\zeta$ , Fig. 16). The  $s$ -Ge channel was grown on a SiGe strain relaxed buffer (inset) [9,10].




**Fig. 8:** Maximum  $V_{ov}$  for 10-year device lifetime for  $r$ -Ge/Si/SiO<sub>2</sub>/HfO<sub>2</sub> nMOS compared to Si baseline [12]. Note the large spread in Si PBTI reliability depending on process optimization and defect level shifting by rare earth high-k doping [13], in contrast to the narrow NBTI trends (cf. Si data in Fig. 7).

Plasma Ox. + Al <sub>2</sub> O <sub>3</sub> (44cyc.)		(Ox.) + Al <sub>2</sub> O <sub>3</sub> + HfO <sub>2</sub>	
Plasma Ox. #1		Al <sub>2</sub> O <sub>3</sub> + Plasma Ox. + Al <sub>2</sub> O <sub>3</sub>	Plasma Ox. #1
Plasma Ox. #2		Al <sub>2</sub> O <sub>3</sub> + Ox. #1+33 cyc.	Plasma Ox. #3+10 cyc.+2nm
Without surface preclean		Al <sub>2</sub> O <sub>3</sub> + TiO <sub>2</sub>	15 cyc.+1nm
With surface preclean			22 cyc.+1nm
2nm+5nm	10 cyc.+Plasma Ox.#1+33 cyc.		10 cyc.+Ox.#3+2nm
1.5nm+5nm	10 cyc.+Plasma Ox.#1+22 cyc.		10 cyc.+Ox.#3+1nm


**Table I: RMG Ge CMOS gate stacks**




**Fig. 11:** Charge-trapping-induced  $\Delta V_{th}$  at fixed time (20ms) and  $V_{ov}$  (0.5V) condition for several GeO<sub>x</sub> (a) pMOS and (b) nMOS gate stacks (cf. Table I) with two different channel doping levels. A higher doping level yields enhanced charge trapping, especially for nMOS.




**Fig. 9:** Hysteresis data of GeO<sub>x</sub> (a) nMOS and (b) pMOS plotted vs. the oxide thickness compare well to state-of-the-art device literature data (assumed measurement conditions:  $V_{ov} \leq 0.7V$ ,  $t_{meas} \sim 10s$ ) [3].




**Fig. 10:** Correlation of charge-trapping-induced  $\Delta V_{th}$  for GeO<sub>x</sub> p- and nMOS. A stronger correlation in the latter case is noted. Severe charge trapping might induce incorrect split-CV mobility extraction as suggested in [15].




**Fig. 12:** Charge-trapping-induced  $\Delta V_{th}$  at fixed time (20ms) and  $V_{ov}$  (0.5V) condition for GeO<sub>x</sub>-based pMOS (open) and nMOS (solid) vs.  $T_{inv}$ . All the gate stacks considered show excessive charge trapping, above the typical reliability target. Note the weaker  $T_{inv}$  ( $\sim$ GeO<sub>x</sub> thickness, cf. Fig. 9) dependence for pMOS suggesting hole trapping sites located mainly in the GeO<sub>x</sub>, as opposite to electron trapping sites mainly located in the high-k layer (i.e., enhanced trapping in nMOS for scaled GeO<sub>x</sub>).




**Fig. 13:** A variety of voltage and time acceleration exponents ( $\gamma$  and  $n$ ) are observed on the various GeO<sub>x</sub> gate stacks depending on the measured range, jeopardizing any power law based lifetime extrapolation. Correct extrapolation should be based on the proposed voltage-time acceleration (cf. Fig. 6b), which yield a constant, gate stack dependent,  $\zeta$  exponent (cf. Fig. 16).



**Fig. 14:** Maximum operating  $V_{ov}$  extracted with the proposed method (cf. Fig. 6b) on various GeO<sub>x</sub>-based nMOS and pMOS gate stacks. No gate stack with sufficiently low charge trapping has been identified so far. A surface preclean optimization yielded some reliability improvement, possibly due to reduced defect density (cf. Fig. 15, ‘Scenario 1’), which however is not sufficient to salvage the poor reliability of these alternative gate stacks. Note the maximum  $V_{ov}$  scaling with  $T_{inv}$  for nMOS but not for pMOS.



**Fig. 15:** (a) Charge trapping might be suppressed by reducing the dielectric defect density (‘Scenario 1’), or by selecting a given substrate-dielectric combination which yields beneficial carrier-defect energy decoupling as for the case of (Si)Ge/SiO<sub>2</sub>/HfO<sub>2</sub> gate stacks (‘Scenario 2’). (b) Calculated  $\Delta V_{th}$  assuming a  $10\times$   $D_{ot}$  reduction by process improvement, or a constant defect density but introducing a 0.5eV energy decoupling. The latter case clearly yields a significantly higher relief at low operating  $V_{ov}$ .



**Fig. 16:** Benchmark plot of the  $\zeta$  exponent values extracted on a variety of CMOS technology. Higher  $\zeta$  values are observed for gate stacks providing good carrier defect energy decoupling (e.g.,  $s$ -Ge,  $r$ -Ge, SiGe pMOS with SiO<sub>2</sub>/HfO<sub>2</sub> dielectrics, or Si nMOS with rare earth-doped HfO<sub>2</sub> as compared to undoped high-k [13]). Note the very low  $\zeta$  values extracted for all the GeO<sub>x</sub> gate stacks. The parameter  $\zeta$  introduced in this work can be used as a solid  $T_{inv}$ -independent benchmark for carrier-defect decoupling when screening alternative substrate/dielectric systems. A minimum reliability target can be set to the level of Si pMOS, i.e.  $\zeta \sim 20$ .