

# Reliability of Single-Layer MoS<sub>2</sub> Field-Effect Transistors with SiO<sub>2</sub> and hBN Gate Insulators

Yu.Yu. Illarionov<sup>\*†</sup>, M. Waltl<sup>\*</sup>, M.M. Furchi<sup>‡</sup>, T. Mueller<sup>‡</sup>, and T. Grasser<sup>\*</sup>

<sup>\*</sup> Institute for Microelectronics, TU Wien, Austria

<sup>†</sup> Ioffe Physical-Technical Institute, Russia

<sup>‡</sup> Institute for Photonics, TU Wien, Austria

**Abstract**—We study the hysteresis and bias-temperature instabilities in single-layer MoS<sub>2</sub> FETs with SiO<sub>2</sub> and hBN gate insulators and attempt to capture the correlation between these phenomena. In agreement with previous literature reports, our results show that the use of hBN as a gate insulator reduces the hysteresis. Furthermore, we show that the impact of the bias-temperature instabilities is weaker for MoS<sub>2</sub>/hBN transistors. However, at higher temperature the reliability of MoS<sub>2</sub>/hBN FETs is reduced due to thermally activated charge trapping.


## I. INTRODUCTION

Molybdenum disulfide (MoS<sub>2</sub>) is a next-generation “beyond graphene” material which is now considered a promising candidate for future device applications. Contrary to graphene, MoS<sub>2</sub> has a sizable bandgap of around 1.3–1.8 eV [1], which thus allows to overcome the main limitation of graphene for electronic applications. In the meantime, numerous groups have succeeded at fabricating MoS<sub>2</sub> FETs with either SiO<sub>2</sub> [2–13], Al<sub>2</sub>O<sub>3</sub> [14, 15] or hexagonal boron nitride (hBN) [16] as a gate insulator. However, investigation of their reliability has been mostly restricted to statements confirming the existence of a hysteresis in the gate transfer characteristics for different measurement conditions [3, 4, 9, 15, 16]. In addition, only few attempts at analyzing the bias-temperature instabilities (BTI) in MoS<sub>2</sub> FETs have been undertaken so far [7, 8, 10], albeit limited to MoS<sub>2</sub>/SiO<sub>2</sub> devices. In particular, the recovery dynamics have not been analyzed at all by now.


Here we perform a detailed study of both the hysteresis and BTI in single-layer MoS<sub>2</sub> FETs with SiO<sub>2</sub>, hBN/SiO<sub>2</sub> and hBN insulators, and capture the correlation between these phenomena. Also, we quantify the observed BTI degradation/recovery dynamics using the universal relaxation model [17, 18] which has been previously developed for Si technologies. Finally, we compare our findings for different devices and draw some conclusions regarding the considerably improved reliability of MoS<sub>2</sub> devices with hBN gate insulators.

## II. DEVICES


We examine single-layer MoS<sub>2</sub>/SiO<sub>2</sub> and MoS<sub>2</sub>/hBN FETs with channel length  $L=1\mu\text{m}$  and widths  $W=4\text{--}8\mu\text{m}$ . In our MoS<sub>2</sub>/SiO<sub>2</sub> devices (Fig. 1a) a mechanically exfoliated single-layer MoS<sub>2</sub> channel [19] is situated on top of a 90nm thick SiO<sub>2</sub> layer. In the transistors with hBN, MoS<sub>2</sub> is stacked between two 90nm thick hBN layers (Fig. 1b) using the method of [20]. In order to allow for a more detailed analysis of hBN vs. SiO<sub>2</sub>, we added an additional Ti/Au gate between




**Fig. 1:** Schematic configurations of our MoS<sub>2</sub>/SiO<sub>2</sub> (a) and MoS<sub>2</sub>/hBN (b) transistors. The insulator thickness of both SiO<sub>2</sub> and hBN is around 90 nm. The device with hBN has two gate contacts, one through the highly doped Si substrate and the other through a Ti/Au pad which is situated between the SiO<sub>2</sub> and hBN layers. The drain and source contacts are made of Ti/Au.



**Fig. 2:** The gate transfer ( $I_D$ - $V_G$ ) and output ( $I_D$ - $V_D$ ) characteristics of our MoS<sub>2</sub> FETs with SiO<sub>2</sub> (a) and pure hBN (b). In agreement with [4, 16], the transfer characteristics show some hysteresis, which is considerably smaller for MoS<sub>2</sub>/hBN devices (cf. [16]). The output characteristics show a quasi-linear current increase within the narrow  $V_D$  range used.



**Fig. 3:** Comparison of the normalized hysteresis width for our MoS<sub>2</sub> FETs with literature results [3, 4, 15]. In all cases the measurements have been performed in vacuum, because measurements in the ambient show considerably larger  $\Delta V_H$  [4]. Although the hysteresis strongly depends on the temperature, sweep rate and the sweep range  $V_{Gmin} \dots V_{Gmax}$ , the maximum values of  $\Delta V_H$  measured for our MoS<sub>2</sub>/SiO<sub>2</sub> and MoS<sub>2</sub>/hBN devices are the smallest reported so far.



**Fig. 4:** (a) The  $I_D$ - $V_G$  characteristics of our  $\text{MoS}_2/\text{SiO}_2$  device measured using different sweep rates. While at a constant sweep rate the hysteresis is stable (inset), for smaller  $S$  it becomes more pronounced. (b) The  $I_D$ - $V_G$  characteristics measured using  $S = 0.02 \text{ V/s}$  before, during and after 6 days at  $T = 85^\circ\text{C}$ . Baking of the device at  $T = 85^\circ\text{C}$  results in a considerably smaller slow sweep hysteresis and also leads to a larger  $I_D$ . (c) Evolution of  $\Delta V_H$  measured for the  $\text{MoS}_2/\text{SiO}_2$  device versus time in vacuum. During the first 10 days at  $T = 25^\circ\text{C}$ , a large hysteresis was observed for small  $S$ , but no significant hysteresis for large  $S$ . At  $T = 85^\circ\text{C}$ ,  $\Delta V_H$  measured using slow sweeps was significantly reduced. At the same time, a considerable hysteresis appeared for fast sweeps. Back at  $T = 25^\circ\text{C}$ , some increase in hysteresis width measured with small  $S$  is pronounced. However,  $\Delta V_H$  did not return to its initial values. This implies that baking anneals a significant fraction of slower traps, while making the remaining ones faster.

the hBN and the  $\text{SiO}_2$  layer. Thus, we can operate these devices either with a hBN gate insulator by directly contacting the Ti/Au plate or with a hBN/ $\text{SiO}_2$  stack through the highly doped Si substrate. In Fig. 2 we show the gate transfer ( $I_D$ - $V_G$ ) and output ( $I_D$ - $V_D$ ) characteristics of our devices which are consistent with previous literature reports [4, 16]. The mobility can reach  $1 \text{ cm}^2/\text{Vs}$  for  $\text{MoS}_2/\text{SiO}_2$  FETs and  $3 \text{ cm}^2/\text{Vs}$  for  $\text{MoS}_2/\text{hBN}$  devices (cf. [3]). At the same time, the  $I_{\text{on}}/I_{\text{off}}$  ratio measured with high current resolution can exceed  $10^5$ . Furthermore, in Fig. 3 we show that the maximum hysteresis width  $\Delta V_H$  extracted around  $V_{\text{th}}$  and normalized by  $K = (V_{\text{Gmax}} - V_{\text{Gmin}})/d_{\text{ox}}$  in our devices is typically lower than what has been reported by other groups [3, 4, 15]. Interestingly, for  $\text{MoS}_2/\text{hBN}$  FETs  $\Delta V_H$  is considerably smaller than for their counterparts with other insulators. This is in agreement with the results reported in [16].

### III. EXPERIMENT


The performance of  $\text{MoS}_2$  FETs is known to be sensitive to the detrimental impact of the environment [4]. For this reason, all our measurements were performed in a vacuum ( $5 \times 10^{-6}$ – $10^{-5}$  torr). The hysteresis was investigated by measuring the  $I_D$ - $V_G$  characteristics at  $V_D = 0.1 \text{ V}$ , while the gate bias sweep rate  $S$  has been varied between 0.04 and 8000  $\text{V/s}$  by adjusting the step voltage  $V_{\text{step}}$  and the sampling time  $t_{\text{step}}$ . The latter allowed us to detect the contribution of a large fraction of the fast traps responsible for the hysteresis. The BTI behavior was studied using subsequent stress/recovery cycles with either increasing stress time  $t_s$  or gate voltage  $V_G$  (cf. [21]). In order to check the temperature activation of trapping/detrapping processes, our experiments have been performed at  $T = 25^\circ\text{C}$  and  $T = 85^\circ\text{C}$ .

### IV. HYSTERESIS STABILITY

In Fig. 4a we show that the  $I_D$ - $V_G$  characteristics of our  $\text{MoS}_2/\text{SiO}_2$  FETs exhibit some hysteresis even after several days in vacuum at  $T = 25^\circ\text{C}$ . As shown in the inset, this hysteresis is well reproducible at a constant sweep rate. Also, in agreement with [4] it becomes considerably larger when the sweep rate is decreased. This means that the hysteresis in our  $\text{MoS}_2/\text{SiO}_2$  FETs is dominated by slower traps. At the same

time, the temperature increase up to  $85^\circ\text{C}$  considerably reduces the hysteresis width measured using a very small  $S = 0.02 \text{ V/s}$  (Fig. 4b), while also leading to a larger drain current. However, when the temperature is changed back to  $25^\circ\text{C}$ , the device exhibits a better performance in terms of both  $I_D$  and  $\Delta V_H$ . This is most likely associated with evaporation of water molecules [4], which act as the trapping sites, from the non-covered  $\text{MoS}_2$  surface. In Fig. 4c we show the evolution of the hysteresis at different sweep rates versus time in vacuum as a function of temperature. During the first days at  $T = 25^\circ\text{C}$ , a hysteresis is only observed for slow sweeps and decreases with time. At  $T = 85^\circ\text{C}$ ,  $\Delta V_H$  for small  $S$  decreases abruptly. However, the hysteresis suddenly becomes pronounced at larger sweep rates. Finally, when the temperature is returned back to  $25^\circ\text{C}$  the slow sweep  $\Delta V_H$  slightly increases, while nearly no change was seen for fast sweeps. Thus, in our  $\text{MoS}_2/\text{SiO}_2$  FETs the temperature treatment reduces the amount of slower traps by means of their annealing and transformation into faster traps.

We proceed with a more detailed analysis of the hysteresis by measuring the  $I_D$ - $V_G$  characteristics using different  $t_{\text{step}}$ ,  $V_{\text{step}}$  and gate voltage sweep intervals  $V_{\text{Gmin}} \dots V_{\text{Gmax}}$ . For a more general comparison of the results measured for different gate insulators, we introduce the measurement frequency  $f = 1/(N t_{\text{step}})$  with the number of points  $N = 2((V_{\text{Gmax}} - V_{\text{Gmin}})/V_{\text{step}} + 1)$ . In Fig. 5 we demonstrate that for all three insulators the hysteresis widths measured using different  $V_{\text{step}}$  and  $t_{\text{step}}$  form a universal  $\Delta V_H(f)$  dependence. Fig. 5a shows the  $\Delta V_H(f)$  dependences measured for  $\text{MoS}_2/\text{SiO}_2$  FETs at  $T = 85^\circ\text{C}$  and also at  $T = 25^\circ\text{C}$  before and after  $T = 85^\circ\text{C}$  measurements. In all cases  $\Delta V_H$  becomes larger for lower frequencies, which confirms that the hysteresis in these devices is dominated by slower traps with  $f < 0.01 \text{ Hz}$ . At the same time, during and after baking at  $T = 85^\circ\text{C}$   $\Delta V_H$  associated with slower traps is considerably reduced. This most likely means that the corresponding trapping sites (e.g. water molecules) are situated on top of the  $\text{MoS}_2$  surface. Hence, annealing of these traps is more efficient than thermal activation of the remaining defects. Conversely, the contribution of faster traps ( $0.01 \text{ Hz} < f < 1 \text{ Hz}$ ) becomes more pronounced at  $T = 85^\circ\text{C}$ . This suggests that the time constants of those traps which have not been annealed become smaller. Interestingly, the




**Fig. 5:** (a) The frequency dependence of  $\Delta V_H$  measured for  $\text{MoS}_2/\text{SiO}_2$  FETs using the gate voltage sweep ranges  $-20\ldots 20\text{V}$  (top) and  $-20\ldots 0\text{V}$  (bottom). The three datasets correspond to the results obtained before, during and after 6 days of baking at  $T = 85^\circ\text{C}$ . The hysteresis is dominated by slower traps, which become partially annealed during baking. (b) The frequency dependence of  $\Delta V_H$  measured for  $\text{MoS}_2/\text{hBN}/\text{SiO}_2$  FETs using the sweep ranges  $-4\ldots 4\text{V}$  (top) and  $0\ldots 4\text{V}$  (bottom). In both cases we observe a maximum of  $\Delta V_H$ , which is reduced for narrower sweep ranges. At  $T = 85^\circ\text{C}$  the maximum is shifted toward higher  $f$ , which means that the time constants of the defects become smaller. (c) The corresponding results for  $\text{MoS}_2/\text{hBN}$  FETs. Contrary to the previous two devices, the hysteresis is dominated by ultra-fast traps. Hence, the maximum of  $\Delta V_H$  is most likely at even higher frequencies outside our measurements range.

same trends are observed independently of the sweep range, although  $\Delta V_H$  becomes smaller for narrower sweep ranges (cf. [9]). In Fig. 5b we provide corresponding results for  $\text{MoS}_2/\text{hBN}/\text{SiO}_2$  FETs. Similarly to  $\text{MoS}_2/\text{SiO}_2$  devices,  $\Delta V_H$  measured using slow sweeps is reduced at higher temperature, while the fast sweep hysteresis becomes significantly larger. However, the resulting frequency dependence contains a maximum of  $\Delta V_H$ , which shifts towards higher frequencies at  $T = 85^\circ\text{C}$ . As such, we conclude that all traps which contribute to the hysteresis in  $\text{MoS}_2/\text{hBN}/\text{SiO}_2$  FETs are thermally accelerated. Interestingly, the amount of slower traps in these devices is limited, which leads to a reduced hysteresis for very low  $f$  at  $T = 85^\circ\text{C}$ . The results for  $\text{MoS}_2/\text{hBN}$  devices are shown in Fig. 5c. Contrary to the previous two cases, the hysteresis in  $\text{MoS}_2/\text{hBN}$  FETs is dominated by ultra-fast traps, while the contribution of slower traps is negligible. Also, some increase in  $\Delta V_H$  at higher temperature is observed.

A comparison of our findings for the different gate insulators allows us to conclude that for  $\text{MoS}_2/\text{SiO}_2$  FETs the hysteresis is mostly dominated by slower traps, while for their  $\text{MoS}_2/\text{hBN}/\text{SiO}_2$  counterparts an increased contribution of faster traps is observed. Finally, in  $\text{MoS}_2/\text{hBN}$  devices the hysteresis is purely related to ultra-fast traps. Interestingly, in all three cases the temperature dependence is similar. Namely, the contribution of slower traps is reduced and the contribution of faster traps is increased at higher temperature, shifting the  $\Delta V_H$  dependence toward higher  $f$ .

## V. BTI ANALYSIS


We proceed with the analysis of BTI degradation/recovery dynamics in  $\text{MoS}_2$  FETs, which can be expressed by the threshold voltage shift  $\Delta V_{th}$  versus the relaxation time  $t_r$  traces. Fig. 6 shows the evolution of the  $I_D$ - $V_G$  characteristics for  $\text{MoS}_2/\text{SiO}_2$  FETs after subsequent positive BTI (PBTI) stresses with total stress time  $t_s = 10\text{ks}$  and increasing  $V_G$ . While being recoverable, the degradation becomes more pro-




**Fig. 6:** (a) Degradation of the gate transfer characteristics of the  $\text{MoS}_2/\text{SiO}_2$  FET after subsequent PBTI stresses with total stress time  $t_s = 10\text{ks}$  and increasing  $V_G$ . The inset shows the time evolution of the  $I_D$ - $V_G$  characteristics during recovery. (b) The resulting recovery traces for the threshold voltage shift  $\Delta V_{th}$ . The degradation is partially recoverable and strongly increases with increasing stress  $V_G$ . While for the stress with  $V_G = 5\text{V}$  the relative  $\Delta V_{th}$  remaining after a relaxation time  $t_r = 10\text{ks}$  is around 85% of the initially measured value, for stronger stresses it is close to 60% (inset). Note that the measurements of the full  $I_D$ - $V_G$  sweep at each recovery point introduce a delay of about 3s.

nounced for larger  $V_G$ . At the same time, the relative  $\Delta V_{th}$  remaining after  $t_r = 10\text{ks}$  decreases from 85% of the initially measured  $\Delta V_{th}$  for  $V_G = 5\text{V}$  towards 60% for stronger stresses.

Next we examine the temperature dependence of the BTI degradation/recovery dynamics in  $\text{MoS}_2/\text{SiO}_2$  FETs. Fig. 7 shows the results obtained using subsequent PBTI



**Fig. 7:** (a) Degradation of the gate transfer characteristics of the MoS<sub>2</sub>/SiO<sub>2</sub> FET after subsequent PBTI stresses with  $V_G = 20\text{V}$  and increasing  $t_s$  at  $T = 25^\circ\text{C}$  (top) and  $T = 85^\circ\text{C}$  (bottom). (b) The resulting  $\Delta V_{th}$  recovery traces can be fitted using the universal relaxation model known from Si technologies [17, 18]. (c) Normalized recovery traces follow the universal relaxation relation [17, 18]  $r(\xi) = 1/(1 + B\xi^\beta)$  with  $\xi = t_r/t_s$  as the normalized relaxation time and empirical fitting parameters  $B$  and  $\beta$ . Similarly to Si technologies, at higher temperature the degradation is stronger and the degree of recovery is larger. This agrees with our hysteresis measurements, which show that at higher temperature traps become faster (Figs. 4–5). The parameters  $B$  and  $\beta$  are very similar to those obtained from Si data (Fig. 10), which confirms the similarity in the underlying physical degradation processes.




**Fig. 8:** (a) Degradation of the gate transfer characteristics of the MoS<sub>2</sub>/SiO<sub>2</sub> FET after subsequent NBTI stresses with  $V_G = -20\text{V}$  and increasing  $t_s$  at  $T = 25^\circ\text{C}$  (top) and  $T = 85^\circ\text{C}$  (bottom). The observed threshold voltage shifts are significantly larger than for PBTI, while the recovery is also stronger. This is most likely associated with the difference in the energy levels of the defects involved in the underlying charge trapping processes. (b) Similarly to Fig. 7, the recovery traces for  $\Delta V_{th}$  can be fitted reasonably well using the universal relaxation model. The temperature dependence of the degradation/recovery dynamics is similar to the case of PBTI. Namely, larger shifts and stronger recovery are observed at higher temperature, which is also the case for Si technologies. (c) The normalized recovery again follows the universal relaxation relation.

stress/recovery cycles with increasing  $t_s$ . In order to compare the BTI degradation/recovery dynamics with Si technologies, we use the universal relaxation model [17, 18], which assumes recovery to follow the universal relaxation function  $r(\xi) = 1/(1 + B\xi^\beta)$  with the normalized relaxation time  $\xi = t_r/t_s$  and empirical fitting parameters  $B$  and  $\beta$ . All recovery traces for our MoS<sub>2</sub>/SiO<sub>2</sub> devices can be fitted reasonably well (Fig. 7b) and the normalized recovery is universal (Fig. 7c). Just like in Si technologies, stronger degradation and faster recovery are observed at higher  $T$ , which is due to the thermally activated nature of carrier trapping [22]. However, MoS<sub>2</sub> FETs exhibit

both PBTI and negative BTI (NBTI) on the same device [8, 10]. The related results for negative BTI (NBTI) in MoS<sub>2</sub>/SiO<sub>2</sub> FETs are provided in Fig. 8. While  $V_{th}$  is shifted in the opposite direction, the observed shifts are larger than for PBTI. This is likely due to a difference in the energetic alignment of the involved traps. In all cases, the recovery traces can be fitted reasonably well by the universal model, which confirms a similarity of the two phenomena. Moreover, the temperature dependence of NBTI degradation is similar to PBTI. Namely, stronger shifts and faster recovery are observed at  $T = 85^\circ\text{C}$ .

Fig. 9 shows the results for PBTI and NBTI in MoS<sub>2</sub>/hBN




**Fig. 9:** (a) Degradation of the gate transfer characteristics of the MoS<sub>2</sub>/hBN FET after subsequent PBTI (left) and NBTI (right) stresses at  $T = 85^\circ\text{C}$ . The insets show that the degradation observed after both PBTI and NBTI at  $T = 25^\circ\text{C}$  is significantly smaller. (b) The  $\Delta V_{\text{th}}$  recovery traces at  $T = 85^\circ\text{C}$  can again be fitted using the universal relaxation model as the normalized recovery is universal (c). Similarly to MoS<sub>2</sub>/SiO<sub>2</sub> devices, the threshold voltage shifts are larger for NBTI than for PBTI and more recoverable. Also, the significant increase in the drifts of the MoS<sub>2</sub>/hBN devices at higher temperature agrees with the increased hysteresis (Fig. 5c).


FETs. These devices exhibit a negligible degradation at  $T = 25^\circ\text{C}$ , while at  $T = 85^\circ\text{C}$  both PBTI and NBTI shifts become more pronounced and agree with the universal relaxation model. Interestingly, NBTI in MoS<sub>2</sub>/hBN devices is stronger than PBTI, which is similar to MoS<sub>2</sub>/SiO<sub>2</sub> FETs. In Fig. 10 it is shown that the parameters  $B$  and  $\beta$  which are used for fitting of the recovery traces of our MoS<sub>2</sub> FETs are very similar to those previously used for Si technologies and graphene FETs [21]. This indicates a similarity in the physical processes underlying the BTI dynamics. In Fig. 11 we compare the normalized  $\Delta V_{\text{th}}$  measured within this work with the results from [8, 10]. Clearly, our MoS<sub>2</sub>/SiO<sub>2</sub> FETs show a better stability with respect to PBTI stress, while the  $V_{\text{th}}$  shifts caused by NBTI are comparable to the previous literature reports. At the same time, hBN devices exhibit superior BTI reliability. This is in agreement with our hysteresis results, showing that the amount of slow traps in MoS<sub>2</sub>/hBN FETs is small and that the main reliability issue of these devices is associated with ultra-fast traps.

## VI. CONCLUSIONS

We have demonstrated that our MoS<sub>2</sub> FETs with SiO<sub>2</sub> and hBN exhibit a smaller hysteresis and better BTI stability



**Fig. 10:** The empirical parameters  $B$  and  $\beta$  which have been used for fitting the recovery traces of our MoS<sub>2</sub>/SiO<sub>2</sub> and MoS<sub>2</sub>/hBN FETs are very similar to those previously used for Si and graphene FETs [21].



**Fig. 11:** Comparison of  $\Delta V_{\text{th}}$  normalized by the oxide field  $F_{\text{ox}}$  for our devices against literature data [8, 10]. While the NBTI shifts are comparable for our MoS<sub>2</sub>/SiO<sub>2</sub> FETs, PBTI is significantly weaker in our devices. Finally, our MoS<sub>2</sub>/hBN devices show superior reliability with respect to both PBTI and NBTI.

than similar devices reported by other groups. Moreover, hBN as a gate insulator reduces the impact of slow traps and improves the BTI reliability. While the main reliability issue in MoS<sub>2</sub>/hBN FETs is associated with ultra-fast traps, we show that at higher temperature the BTI reliability of hBN is reduced due to thermally activated charge trapping. Finally, it has been shown that the BTI recovery traces measured for all our MoS<sub>2</sub> FETs follow the universal relaxation relation previously developed for Si technologies. Together with our previous studies performed on graphene FETs [21], this underlines that the BTI degradation/recovery dynamics in next-generation 2D FETs are similar to their counterparts in Si FETs.

## VII. ACKNOWLEDGEMENTS

The authors thank the EC for the financial support through the STREP projects MoRV (n° 619234) and GRADE (n° 317839).

## REFERENCES

- [1] B. Radisavljevic, A. Radenovic, J. Berivio, V. Giacometti, and A. Kis, "Single-Layer MoS<sub>2</sub> Transistors," *Nature Nanotechnology*, vol. 6, pp. 147–150, 2011.
- [2] S. Das, H. Chen, A. Penumatcha, and J. Appenzeller, "High Performance Multilayer MoS<sub>2</sub> Transistors with Scandium Contacts," *ACS Nano Letters*, vol. 13, pp. 100–105, 2012.

- [3] H. Qiu, L. Pan, Z. Yao, J. Li, Y. Shi, and X. Wang, "Electrical Characterization of Back-gated Bi-layer MoS<sub>2</sub> Field-effect Transistors and the Effect of Ambient on Their Performances," *Applied Physics Letters*, vol. 100, p. 123104, 2012.
- [4] D. Late, B. Liu, H. Matte, V. Dravid, and C. Rao, "Hysteresis in Single-Layer MoS<sub>2</sub> Field Effect Transistors," *ACS Nano*, vol. 6, pp. 5635–5641, 2012.
- [5] G. Fiori, B. Szafranec, G. Iannaccone, and D. Neumaier, "Velocity Saturation in Few-Layer MoS<sub>2</sub> Transistor," *Applied Physics Letters*, vol. 103, p. 233509, 2013.
- [6] S. Ghatak and A. Ghosh, "Observation of Trap-Assisted Space Charge Limited Conductivity in Short Channel MoS<sub>2</sub> Transistor," *Applied Physics Letters*, vol. 103, p. 122103, 2013.
- [7] W. Park, Y. Lee, J. Kim, S. Lee, C. Kang, C. Cho, S. Lim, U. Jung, W. Hong, and B. Lee, "Reliability Characteristics of MoS<sub>2</sub> FETs," in *Extended Abstracts of the 2013 International Conference on Solid State Devices and Materials (SSDM)*, 2013, pp. 684–685.
- [8] K. Cho, W. Park, J. Park, H. Jeong, J. Jang, T.-Y. Kim, W.-K. Hong, S. Hong, and T. Lee, "Electric Stress-Induced Threshold Voltage Instability of Multilayer MoS<sub>2</sub> Field Effect Transistors," *ACS Nano*, vol. 7, pp. 7751–7758, 2013.
- [9] T. Li, G. Du, B. Zhang, and Z. Zeng, "Scaling Behavior of Hysteresis in Multilayer MoS<sub>2</sub> Field Effect Transistors," *Applied Physics Letters*, vol. 105, no. 9, p. 093107, 2014.
- [10] S. Yang, S. Park, S. Jang, H. Kim, and J.-Y. Kwon, "Electrical Stability of Multilayer MoS<sub>2</sub> Field-Effect Transistor under Negative Bias Stress at Various Temperatures," *Physica Status Solidi RRL*, vol. 8, pp. 714–718, 2014.
- [11] H.-J. Kwon, H. Kang, J. Jang, S. Kim, and C. Grigoropoulos, "Analysis of Flicker Noise in Two-Dimensional Multilayer MoS<sub>2</sub> Transistors," *Applied Physics Letters*, vol. 104, p. 083110, 2014.
- [12] C. English, G. Shine, V. Dorgan, K. Saraswat, and E. Pop, "Improving Contact Resistance in MoS<sub>2</sub> Field Effect Transistors," in *Proceedings of the 72nd Device Research Conference*, 2014, pp. 193–194.
- [13] K. Smithe, C. English, S. Suryavanshi, and E. Pop, "High Mobility in Monolayer MoS<sub>2</sub> Devices Grown by Chemical Vapor Deposition," in *Proceedings of the 73rd Device Research Conference*, 2015, pp. 239–240.
- [14] J. Kang, W. Liu, and K. Banerjee, "High-performance MoS<sub>2</sub> Transistors with Low Resistance Molybdenum Contacts," *Applied Physics Letters*, vol. 104, p. 093106, 2014.
- [15] A.-J. Cho, S. Yang, K. Park, S. Namgung, H. Kim, and J.-Y. Kwon, "Multi-Layer MoS<sub>2</sub> FET with Small Hysteresis by Using Atomic Layer Deposition Al<sub>2</sub>O<sub>3</sub> as Gate Insulator," *ECS Solid State Letters*, vol. 3, pp. Q67–Q69, 2014.
- [16] G.-H. Lee, Y.-J. Yu, X. Cui, N. Petrone, C.-H. Lee, M. Choi, D.-Y. Lee, C. Lee, W. Yoo, K. Watanabe, T. Taniguchi, C. Nuckolls, P. Kim, and J. Hone, "Flexible and Transparent MoS<sub>2</sub> Field-Effect Transistors on Hexagonal Boron Nitride-Graphene Heterostructures," *ACS Nano*, vol. 7, pp. 7931–7936, 2013.
- [17] T. Grasser, W. Goes, V. Sverdlov, and B. Kaczer, "The Universality of NBTI Relaxation and its Implications for Modeling and Characterization," in *Proceedings of the 2007 IEEE International Reliability Physics Symposium (IRPS)*, 2007, pp. 268–280.
- [18] T. Grasser, B. Kaczer, P. Hehenberger, W. Goes, R. O'Connor, H. Reisinger, W. Gustin, and C. Schlunder, "Simultaneous Extraction of Recoverable and Permanent Components Contributing to Bias-Temperature Instability," in *Proceedings of the 2007 IEEE International Electron Devices Meeting (IEDM)*, 2007, pp. 801–804.
- [19] M. Furchi, A. Pospischil, F. Libisch, J. Burgdorfer, and T. Mueller, "Photovoltaic Effect in an Electrically Tunable van der Waals Heterojunction," *ACS Nano Letters*, vol. 14, pp. 4785–4791, 2014.
- [20] G.-H. Lee, C.-H. Lee, A. Zande, M. Han, X. Cui, G. Arefe, C. Nuckolls, T. Heinz, J. Hone, and P. Kim, "Heterostructures Based on Inorganic and Organic van der Waals Systems," *APL Materials*, vol. 2, p. 092511, 2014.
- [21] Y. Illarionov, A. Smith, S. Vaziri, M. Ostling, T. Mueller, M. Lemme, and T. Grasser, "Bias-Temperature Instability in Single-Layer Graphene Field-Effect Transistors," vol. 105, p. 143507, 2014.
- [22] T. Grasser, "Stochastic Charge Trapping in Oxides: From Random Telegraph Noise to Bias Temperature Instabilities," *Microelectronics Reliability*, vol. 52, no. 1, pp. 39–70, 2012.