Fabrication of scalable and ultra low power photodetectors with high light/dark current ratios using polycrystalline monolayer MoS2 sheets

Xu Jing, Emanuel Panholzer, Xiaoxue Song, Enric Grustan-Gutierrez, Fei Hui, Yuanyuan Shi, Guenther Benstetter, Yury Illarionov, Tibor Grassberger, Mario Lanza

A Institute of Functional Nano & Soft Materials, Soochow University, Collaborative Innovation Center of Suzhou Nano Science & Technology, 199 Ren-Ai Road, Suzhou 215123, China
b Deggendorf Institute of Technology, Edlmairstrasse 6 & 8, 94469 Deggendorf, Germany
c Institute for Microelectronics (TU Wien), Gusshausstrasse 27-29, 1040 Vienna, Austria
d Ioffe Physical-Technical Institute, Polytechnicheskaya 26, 194021 St-Petersburg, Russia

ABSTRACT

During the last decade an unprecedented amount of funding has been invested on the study of the fundamental properties of two dimensional (2D) materials. Most of these studies have been mainly developed using research oriented techniques, such as mechanical exfoliation and electron beam lithography. Despite the large amount of information gained, these methods are not scalable, which impedes the mass production of electronic devices. The raising pressure for recovering the investment has shifted the global interest towards scalable routes of growing and manipulating the 2D materials, aiming to build up devices with realistic possibilities of commercialization. Here we show the fabrication of MoS2 photodetectors using an entirely scalable process, which is based on chemical vapor deposition (CVD), photolithography, electron beam evaporator and plasma ion etching. The devices show strikingly low power consumption (3.25×10^{-9} W under illumination) and high light/dark current ratios (up to 170) which, to the best of our knowledge, are the best ever reported in the literature for MoS2 phototransistors. These performances are related to the small domain size of the polycrystalline monolayer MoS2 sheets (164 ± 54 nm in diameter). We also successfully minimized the hysteresis by introducing an annealing step during the fabrication process. The different parameters to be selected during the CVD growth process (precursor, gas carrier, pressure, temperature and time) offer a unique framework for tuning the properties of these devices. These results should be of interest to the entire community working on 2D materials based electronic devices.

1. Introduction

Two dimensional (2D) transition metal dichalcogenides (TMDs) have become very popular in many fields of science due to their superior physical and chemical properties [1,2]. In electronic device technology, 2D/TMD materials are interesting due to their semiconducting properties, and also because their large chemical stability allows withstand long electrical stresses, enhancing the overall performance, reliability and lifetime [3,4]. Many combinations of transition metals and chalcogens can yield the three-atom-layer arrangement of a monolayer TMD, being the Mo and W families those that attracted most expectations, specially MoS2. In the last years many exciting device prototypes based on atomically thin nanosheets of MoS2 have been developed. Among them, field effect transistors (FET) [5], non-volatile memories [6], radio frequency circuits [4], prospective valleytronic devices [7], and photodetectors have attracted a lot of attention. Unfortunately, in most of these prototypes the 2D material has been obtained via mechanical exfoliation (probably because it is simple and ensures the largest quality), and the device electrodes have been patterned using electron beam lithography (EBL). While these methodologies provide a good path for scientific investigations, they are not suitable for wafer scale industrial production, as they are not scalable, i.e. the mechanical exfoliation method can only isolate flakes of hundreds of nanometers with inhomogeneous thicknesses, and EBL is too slow and costly for patterning an entire wafer. Therefore, establishing scalable processes to simultaneously fabricate large groups of 2D/TMD based devices with homogeneous size, structure and chemical composition is of utmost interest for this technology, not only form the scalability point of view, but also to ensure a low device-to-device variability.
The most promising scalable methodology to produce large-area MoS2 sheets is chemical vapor deposition (CVD). Different strategies have been developed to fabricate MoS2 via CVD. For example, Zhan et al. [8] coated a wafer of SiO2 with 1–5 nm of Mo, and introduced it in a tube furnace with a sulfur source. When the system was heated to 750 °C and a flow of 150–200 sccm N2 gas was introduced in the furnace, the vaporized sulfur could react with the Mo film, forming MoS2. Similarily, Jeon et al. [9] introduced a sulfur and a MoO3 sources into a tube furnace, which could react together on the bare surface of the target substrate. The use of SiO2 or sapphire substrates leads to a better quality of the MoS2 sheets because their lattice constants match better than with other materials [10]. Integrated devices and circuits based on large area monolayer MoS2 grown by CVD were fabricated by Wang et al. [11], who reported FETs with high mobility up to 40 cm²V⁻¹s⁻¹. Recent developments even achieved the growth of decent MoS2 on other two dimensional materials, such as graphene [12,13] and hexagonal boron nitride [13], which makes the CVD technique even more attractive for scalable and fully 2D device development.

It should be highlighted that when using CVD processes the resulting MoS2 sheets are normally polycrystalline, which introduces large amounts of defects at the grain boundaries (GBs), i.e. missing atoms and pentagonal/heptagonal lattices, reducing the overall carrier mobility. The grain size depends on the growth parameters, i.e. type of precursor [14], gas flow [15] (which tunes the amount of precursor seeds transferred to the target sample), temperature and substrate used [10,16,17]. For example, in reference [9] the authors present the growth of large-area (continuous) monolayer MoS2 sheets with grain sizes ranging between 50 nm and 20 μm (in diameter). Moreover, the number of layers in the CVD-grown MoS2 stack (which also has a remarkable effect on the material properties) can also be controlled by changing these parameters. Therefore, despite in several device applications (including FETs operating at high frequencies) single-crystal sheet with high mobility are preferred [11], the CVD method provides a unique path for fabricating devices with tunable characteristics, which may be very interesting for several devices, including photodetectors and low power applications. Here we demonstrate the development of an array of MoS2 photodetectors using only scalable techniques, that is, CVD for material growth, photolithography plus electron beam evaporator for the deposition of electrodes, and plasma ion etching for patterning the channels. The devices show high light/dark current ratios up to 170 and ultra low power consumption (3.25×10⁻⁹ W under illumination). We achieve to reduce the currents (and therefore the power consumption) by growing monolayer MoS2 sheets with small grain sizes of 164 ± 54 nm. To the best of our knowledge, the performances of these devices are the best found in the literature [18–20], with the added advantage that we used cheaper, faster and scalable fabrication techniques. These results may serve as a reference for the design of low power photodetectors made of 2D/TMDs materials.

2. Device fabrication

The device configuration selected to carry out the photodetection has been that of a single back-gate FET with a MoS2 channel, which can change the output current when exposed to illumination. Our fabrication process is described in Fig. 1. A continuous monolayer of MoS2 has been grown by CVD on a 300 nm SiO2/Si wafer at the laboratories of Gelanfong Ltd. using the parameters previously employed by Yu et al. [21]. The good quality of the MoS2 sheets grown using this process has been previously demonstrated using a transmission electron microscope, which shows good hexagonal lattice [21], as well as by atomic force microscopy (AFM) and Raman spectroscopy images, as it will be discussed later. We recall that the MoS2 sheets grown using this method are polycrystalline with an average grain size of 164 ± 54 nm in diameter, as will be discussed later.

After the CVD growth, matrices of squared 100 μm×100 μm top electrodes consisting of 10 nm Ti and 50 nm Au stacks have been evaporated on the MoS2 sheet via photolithography (Fig. 1b), electron beam evaporation (Fig. 1c) and lift-off (Figs. 1d and 2a). Before patterning the channels of the transistors, the conductivity of the MoS2 sheet has been evaluated in a Cascade probestation connected to a Keithley 4200 semiconductor parameter analyzer (SPA). All the electrical measurements during the fabrication process have been performed under air atmosphere and room light. When measuring between two electrodes of the sample, the distance between them and the electrode width could be roughly considered as the effective channel length ($L_{	ext{eff}}$) and width ($W_{	ext{eff}}$) (respectively) [21]. Fig. 2b shows the output characteristic (drain-source current vs. drain-source voltage, $I_{	ext{DSS}}-V_{	ext{DS}}$) measured between two electrodes separated by a length of 30 μm (numbers 1 and 5 in Fig. 2a). As it can be observed, the currents measured are very low, reaching a maximum of 1 nA when the potential difference applied is around 9 V. This is a consequence of the small grain sizes of the MoS2 sheets used in this investigation, and we discard that the low currents are related to problems during the fabrication process because our values are comparable to those reported previously by others using similar MoS2 samples [21]. Fig. 2b also shows the currents measured in reference [21] using larger electrodes ($W_{	ext{eff}}=230$ μm) separated by a smaller distance ($L_{	ext{eff}}=30$ μm). As it can be seen, the currents are of the same order of magnitude, with the differences being consistent with the different geometries of the devices. Fig. 2c shows the transfer characteristics (drain-source current vs. gate voltage, $I_{	ext{DSS}}-V_{	ext{G}}$) measured between the same two electrodes at different voltages, in which a large hysteresis can be observed.

A second photolithography step has been used to pattern the MoS2 channels between each pair of electrodes within the matrix; the pair of electrodes connected by a channel are 1 and 5, 2 and 6, 3 and 7, and 4 and 8 of Fig. 2a. Therefore, the conductivity between electrodes 1 and 2 (for example), should be negligible. In order to ensure the correct removal of the unwanted MoS2 (out of the channel region) a mask that keeps the center of the electrodes exposed has been used (i.e. the photoresist has been deposited on top of the channel and on the edges of the electrodes, but the center of the electrodes could still be electrically contacted with the tips of the probestation, see Fig. 1e). After that the sample has been exposed to O2/Ar plasma for 5 s with the aim of etching the MoS2 out of the channel region (not protected by the photoresist), and the conductivity between electrodes 1 and 2 (in Fig. 2a) has been measured under room light without removing the photoresist. After only 5 s of etching we observed that the current flowing between them was not negligible (see Fig. 3a), indicating that the MoS2 out of the channel region was not fully removed. Then, the sample has been exposed to an O2/Ar plasma etching step for 5 additional seconds, and the current has been measured again. This process has been repeated several times until the current between electrodes 1 and 2 was negligible, proving the correct isolation of each transistor (see Fig. 1f). Fig. 3a clearly shows that the currents decrease with increasing plasma etching time and also that the necessary time for complete MoS2 removal using the O2/Ar plasma was 25 s, as after that time an increase of the time did not result in a further reduction of the current. By changing the speed of the current vs. voltage ($I$−$V$) curve we prove that the remaining currents are related to the displacement current of the probe station setup (Fig. 3b). In contrast, when the same ramped voltage stress (RVS) has been applied between two electrodes connected by a channel (electrodes 1 and 5 in Fig. 2a), larger currents of hundreds of picoamperes have been detected (see Fig. 3c), corroborating the correct fabrication of the devices. After that, the photoresist was removed in an acetone bath (see Fig. 1g and h). The novel strategy used here to determine the exact etching time of the MoS2 is of utmost importance because the use of too long times would damage the edges of the MoS2 channel (even if protected by the photoresist), while too short times may lead to short circuits between different devices.
The channel length of all the devices fabricated was the same (40 µm), but three different widths of 5 µm, 10 µm and 20 µm were used (see Fig. 4a, b and c). The thickness of the MoS2 channel was corroborated by AFM (Fig. 4d), which shows a typical value of ~0.85 nm. This value is in line with previous observations and corresponds to the thickness of the MoS2 sheet (~0.65 nm) plus the separation to the SiO2 substrate [22,23]. The morphology of the samples was analyzed by scanning electron microscopy (SEM) and Raman spectroscopy. Fig. 4c and d show that the channels are continuous, and the Raman map of the A1g peak (centered between 403 and 410 cm\(^{-1}\)) further corroborates the good quality of the MoS2, as well as the successful pattern of the channel.

The channel length of all the devices fabricated was the same (40 µm), but three different widths of 5 µm, 10 µm and 20 µm were used (see Fig. 4a, b and c). The thickness of the MoS2 channel was corroborated by AFM (Fig. 4d), which shows a typical value of ~0.85 nm. This value is in line with previous observations and corresponds to the thickness of the MoS2 sheet (~0.65 nm) plus the separation to the SiO2 substrate [22,23]. The morphology of the samples was analyzed by scanning electron microscopy (SEM) and Raman spectroscopy. Fig. 4c and d show that the channels are continuous, and the Raman map of the A1g peak (centered between 403 and 410 cm\(^{-1}\)) further corroborates the good quality of the MoS2, as well as the successful pattern of the channel.
3. Electrical characterization

After fabrication, the performance of the devices when operated as photodetectors has been evaluated under artificial room light illumination. The output characteristic of all devices has been obtained using different back-gate voltage biases ($V_G$) ranging from $-80$ to $80$ V in steps of $20$ V (see Fig. 5). Remarkably, an almost linear dependence between $I_D$ and $V_D$ as well as a quasi-symmetry has been observed for all the devices. For the devices with a $20$ µm channel width, the output characteristics for positive and negative voltages are perfectly symmetric with respect to the origin of the coordinate system, which leads to the assumption that decent ohmic contacts between the electrodes and the MoS$_2$ channels have been formed [5,21,24–26]. The symmetric shape of the $I_D$–$V_D$ curves, as well as the increasing nature of $I_D$ with $V_G$ (shown in Fig. 5) are very similar to those previously reported for single back-gate devices fabricated using i) mechanically exfoliated MoS$_2$ nanosheets (both monolayer and multilayer) with electrodes patterned by EBL [5,24], ii) CVD-grown MoS$_2$ sheets and electrodes patterned by EBL [18] and iii) CVD-grown MoS$_2$ sheets and electrodes patterned by photolithography [17], confirming the correct fabrication of our FETs. The only remarkable difference between all these works is the magnitude of $I_D$, which is strictly related to the MoS$_2$ synthesis process.

Using the same setup and measurement parameters (voltage sweep step and speed) the transfer characteristics of each device have been collected at nine different $V_{DS}$ ($-5$ V, $-3.5$ V, $-2$ V, $-0.5$ V, 0 V, 0.5 V, 2 V, 3.5 V, 5 V). Fig. 6 left and right columns show the obtained plots for the devices with channels of $10$ µm and $20$ µm (respectively) under illumination (top row) and in the dark (bottom row). The gate voltage was ramped from $-80$ V to $+80$ V, and both forward and backward curves have been plotted. As it can be seen, for all the devices the currents are much larger under illumination, thus confirming the photodetection capability of our MoS$_2$ devices. It should be highlighted that all the plots show $n$-type transistor behavior, as the drain current increases exponentially when positive voltage is applied to the back gate (under positive $V_{DS}$) [5,27]. At the same time, a large hysteresis between the forward ($V_G$ from $-80$ to $80$ V) and backward ($V_G$ from $80$ V to $-80$ V) sweeps can be observed, which is larger when the measurements are collected in the dark, i.e. the area ($A$) enclosed between the forward and backward curves is larger in the dark. This large hysteresis, which has been previously reported by Li et al. [24], is likely related to the effect of oxygen and water molecules absorbed on the MoS$_2$ channel of the FETs [18,28–30].

As the hysteresis is an unwanted effect which may disturb the correct functioning of the devices, we annealed the samples at $300$ °C for 2 h under vacuum atmosphere (0.57 Torr) in order to reduce/remove the environmental moisture. After that, the devices have been immediately characterized in the dark and under flash light illumination (3 mW/cm$^2$) using a shielded Lakeshore probe station working under a vacuum of $\sim10^{-5}$ Torr (also using the Keithley 4200 SPA). Fig. 7a and b show the transfer characteristics for the devices with channel widths of 20 µm before and after annealing. Despite the currents under illumination cannot be compared due to the different light sources, the measurements in the dark reveal that after annealing...
the hysteresis in the system is remarkably reduced, and the currents increased by a factor of 3.3, probably due to the lower scattering at the channel region after moisture removal. The annealing favors the removal of adsorbates, which has been proved to change the doping of the MoS₂ by shifting the Fermi level towards the conduction band [31]; moreover, the anneal also significantly reduces the contact resistance with the electrodes [31]. The hysteresis observed in the dark after the anneal (black curve in Fig. 7b) is strikingly small.

Fig. 5. Output characteristic at different back-gate voltages for the MoS₂ transistors with channel widths of 10 µm (a) and 20 µm (b).

Fig. 6. Transfer characteristics for the MoS₂ photodetectors with channel widths of 10 µm (a and c) and 20 µm (b and d). The top (a and b) and bottom (c and d) rows show the transfer characteristics under illumination and in the dark (respectively). For each test, \( V_G \) was ramped from −80 V to +80 V, and the forward and backward curves are displayed.
behavior has been analyzed more deeply by varying the end voltage of the ramp applied to the gate ($V_{G\text{-end}}$). Fig. 8 shows the transfer characteristics of a MoS$_2$ device with a channel width of 20 µm, using $V_{G\text{-end}}$ values of 70, 60 and 20 V, where both forward and backward curves are plotted. As it can be observed, despite the different voltage sweeps applied, the devices show a very small hysteresis, which is similar for all the tests. Thus, these results confirm the almost complete removal of the scaling behavior of hysteresis previously observed in other works [24]. On the other hand, by comparing Figs. 7d and 5b it can be concluded that the currents measured after annealing are one order of magnitude larger than before and that the symmetry of the plot is also significantly improved.

As shown in Fig. 7a and b, the hysteretic behaviors of the as-fabricated and annealed samples are different depending on the illumination conditions. Before the annealing, the hysteresis is larger in the dark, while after the annealing a larger hysteresis is detected under illumination. Nevertheless, in both cases our MoS$_2$ devices show a significant photosensitivity. A typical current light/dark ratio ($I_{\text{L}}/I_{\text{D}}$) after annealing is plotted in Fig. 7c. As can be observed, the plot is nearly symmetric, reaching a maximum of 170 at $V_{G}=0$ V. To the best of our knowledge, this is the highest value ever reported in the literature (see Table 1 in the Supplementary Information, SI).

Another advantage of our devices compared to previous prototypes is the ultra low power consumption, which can be observed by the subnanoampere values of $I_{DS}$. From the transfer characteristic (Fig. 7b) the maximum $I_{DS}$ (637 pA) is obtained at the maximum $V_G$ (+80 V), and when multiplied by the $V_{DS}$ applied (5 V), a maximum power consumption of 3.25×10$^{-9}$ W under illumination is obtained. This value is strikingly smaller than those previously reported (see Table 1 in SI). The reason behind this behavior may be the small size of the domains in the MoS$_2$ sheets, which could lead to several GBs that reduce the total current in the channel. It is known that GBs in MoS$_2$ can contain sulfur vacancies [32] and lattice disorder form adsorbates [26,31,33–35], which will serve as traps for the charge carriers and reduce the overall current along the FET channel. Sangwan et al. [36] recently reported that the conductivity along the MoS$_2$ channel of a

---

**Fig. 7.** Transfer characteristics measured at $V_{DS}=5$ V for the device with a 20 µm wide MoS$_2$ channel (a) before annealing (in the dark and under room illumination) and (b) after annealing (in the dark and under 3 mW/cm$^2$ flash light illumination); (c) Voltage dependent light/dark current ratio calculated for the device shown in panel (b), using the backward curves. (d) Output characteristics measured under illumination for the device with a 20 µm wide MoS$_2$ channel after annealing.

**Fig. 8.** Transfer characteristics measured in the dark for the device with a 20 µm wide MoS$_2$ channel after annealing, using different $V_{G\text{-end}}$=70 V, 60 V, 20 V. The $V_{DS}$ used is 0.6 V.
exposed the MoS2 channels of our devices to air environment at room temperature at 300 °C for 5 h. As the GBs in MoS2 are defective locations, they can be also observed by scanning tunneling microscopy [37]. It should be highlighted that evaluating the size of a grain in the MoS2 sheet by visualizing the entire GB that surrounds it is not doable, given the large area of the grain and the small area of the GB (i.e. to the best of our knowledge, this has never been reported). In our previous work [38,39] we kept a graphene/Cu stack exposed to air environment at room temperature, and we observed that after a few days oxygen atoms from the environment can bond at the defects of the 2D sheet. Since the defects in the 2D sheet are mainly concentrated at the GBs, this made possible their visualization by lower resolution techniques, such as AFM and SEM [38,39]. The use of other oxidative treatments (like soaking in H2O2) is nowadays widely used to evaluate the size of the GBs in 2D materials grown by CVD [38,39]. Following this strategy, we exposed the MoS2 channels of our devices to air environment at room temperature during two weeks; the SEM images of the channels (Fig. S1 in SI) show a large density of white spots corresponding to absorbates on the surface of the MoS2 [38,39]. Interestingly, these particles are not randomly distributed, but follow geometrical shapes surrounding areas with diameters between 100 and 200 nm. This behavior can be much better observed after doing a thermal anneal at 300 °C for 5 h. As the GBs in MoS2 are defective locations, they offer less mechanical resistance leading to a faster damage and/or fracture due to the high temperatures. This allows to quantify the sizes of the domains very clearly, as displayed in Fig. 9a. By using the software Nano Measurer (version 1.2), we statistically analyze the size of more than 320 domains in this image, and find an average size of 164 ± 54 nm (see Fig. 9c). These values are considerably smaller than the grain size reported in other works (typically between 10 and 20 µm) [15,16,40], which could explain the strikingly low power consumption of our MoS2 photodetectors. Therefore, the CVD approach can serve as a very useful methodology to achieve tunable MoS2 device properties. It should be noted that another factor that may contribute to the low currents measured is the large channel length (L=40 µm), which is much larger than in other reports, as the number of GBs increases with the channel length.

In this investigation, more than 20 devices have been tested, and similar results have been obtained. Future works in the field of MoS2 devices should include profound variability analyses, time-dependent variability studies, as well as the encapsulation of MoS2 channels using also scalable methods. In the case of phototransistors, the encapsulating materials should be not only moisture resistant but also transparent.

4. Conclusions

Matrices of MoS2 photodetectors with ultra low power consumption (3.25×10−8 W under illumination) and high light/dark current ratios (up to 170) have been successfully fabricated using exclusively scalable techniques, i.e. CVD for 2D material growth and photolithography, electron beam evaporation for deposition of metal and plasma ion etching for channel patterning. Mechanical exfoliation and electron beam lithography have been intentionally avoided. The low power consumption is related to the small grain size of the MoS2 (164 ± 54 nm in diameter), which has been statistically proved by analyzing more than 320 domains. To the best of our knowledge the power consumption and light/dark current ratios are the lowest and highest reported in the literature (respectively). We also managed to reduce the hysteretic behavior of our devices using an annealing step (2 h at 300 °C in a vacuum of 0.57 Torr). The CVD method used to grow the monolayer MoS2 sheets allows tuning the properties of the devices, which can be very useful in different technologies.

Acknowledgements

This work has been supported by the Young 1000 Global Talent Recruitment Program of the Ministry of Education of China, the National Natural Science Foundation of China (grants no. 61502326, 41550110223, 11661131002), the Jiangsu Government (grant no. BK20150343), the Ministry of Finance of China (grant no. SX21400213), the Young 973 National Program of the Chinese Ministry of Science and Technology (grant no. 2015CB932700), and the FWF Austrian science fund (grant no. I-2606-N30). The Collaborative Innovation Center of Suzhou Nano Science & Technology, the Jiangsu Key Laboratory for Carbon-Based Functional Materials & Devices and the Priority Academic Program Development of Jiangsu Higher Education Institutions are also acknowledged.

Appendix A. Supplementary material

Supplementary data associated with this article can be found in the online version at [http://dx.doi.org/10.1016/j.nanoen.2016.10.032](http://dx.doi.org/10.1016/j.nanoen.2016.10.032).

References

[4] D. Lembke, A. Kis, Breakdown of high-performance monolayer MoS2 transistors,

Xu Jing got his bachelor in materials science and engineering in July 2015 at Changshu Institute of Technology. Since September 2015 he is Master student at Soochow University, where he works under the supervision of professor Mario Lanza. His research focuses on the fabrication and characterization of 2D material based field-effect transistors and photodetector. He is used to work using photolithography, electron beam evaporator, sputtering, atomic force microscopy, Raman spectrosopy, scanning electron microscopy and profilometry. In January 2017 he will travel to the University of Texas at Austin, where he will work as visiting scholar under the supervision of professor Deji Akinwande.

Emanuel Panholzer got his bachelors degree from the Deggendorf Institute of Technology (DIT) in 2016. During his bachelor studies he completed a five-month internship at the University of Otago (New Zealand) in the sector of building automation. For his bachelor thesis he worked on the topic “signal integrity of planar line structures”, which was done in collaboration with the company Roblek & Schwarz. In the course of his 6-month exchange as a visiting scholar in Soochow University (China), he worked on MoS2-based phototransistors under the supervision of professor Mario Lanza.

Xiaoxue Song got a bachelor in Materials Science and Engineering in July 2014 at the Jinling Institute of Technology. Now she is a Master student in Soochow University and working on the exploration of piezoelectricity in MoS2 at the nanoscale. In 2015–2016 she was visiting scholar at the Institute of Chemical Research of Catalonia (ICIQ), where she got a Master in Nanosciences. During that time she worked on molecular catalysts for photoelectrochemical water-splitting solar cells.

Emric Grustan-Gutierrez holds a double master’s degree in Mechanical and Aerospace Engineering from Barcelona Tech and the University of Padua (2010), and a PhD in Mechanical and Aerospace Engineering from the University of California Irvine (2015) under the Balesells Fellowship. During his time at UC Irvine, he was a staff member of the clean room of the Integrated Nanosystem Research Facility, and he served as teaching assistant for three courses in the field of electronic circuits.

ACS Nano 30 (2016) 494–502

501
Fei Hui received the Bachelor degree in Chemistry from Huanghuai University in 2013. She is currently pursuing the PhD degree at Soochow University. Her research mainly focuses on two dimensional materials and their integration in resistive random access memories. Fei Hui has already published 12 research papers in top journals, one book chapter and registered two international patents, for which she recently received the Royal Society of Chemistry award to work at the University of Cambridge.

Yuanyuan Shi received her bachelor in Chemistry in 2013 at Anhui Normal University, and two Master degrees: one is in Chemistry at Soochow University from 2013 to 2016 and another is in Nanoscience at the Institute of Chemical Research of Catalonia (ICIQ) from 2014 to 2015. Now she is pursuing a PhD in Nanoscience at ICIQ. Yuanyuan has already published 13 journal papers (6 as first author), published one book chapter and registered two international patents. She has received the national award from the Ministry of Education of China, and is student member of Royal Society of Chemistry (RSC) and IEEE.

Günther Benstetter received the doctorate degree in electrical engineering from the Technical University of Munich, Germany, in 1994. He then joined the Siemens AG in Munich and the IBM/Siemens/Toshiba DRAM development project in Essex Junction, VT, USA, in 1995. Dr. Benstetter was appointed Professor at the Deggendorf Institute of Technology in Deggendorf, Germany, in 1998 and is head of the Center for Nano- and Reliability Analytics. His research interests are in the fields of thin films, electronic materials and reliability and failure analysis of semiconductor devices. He has contributed to more than 70 publications. Dr. Benstetter is member of the board of international journals and international conferences.

Tibor Grasser is an IEEE Fellow and currently head of the Institute for Microelectronics at Technische Universität Wien. He has edited various books, e.g. on the bias temperature instability (Springer) and hot carrier degradation (Springer), is a distinguished lecturer of the IEEE EDS, has been involved in outstanding conferences such as IEDM, IRPS, SISPAD, ESSDERC, and IIRW, is a recipient of the Best and Outstanding Paper Awards at IRPS (2008, 2010, 2012, and 2014), IPFA (2013 and 2014), ESRF (2008) and the IEEE EDS Paul Rappaport Award (2011). He currently also serves as an Associate Editor for Microelectronics Reliability (Elsevier).

Mario Lanza is a Young 1000 Talent professor at Soochow University, where he leads a group of 16 researchers. He received his PhD in Electronic Engineering in 2010 in Barcelona, and did two postdocs, one at Peking University and another one at Stanford University (under a Marie Curie fellow). His research focuses on the development of advanced electronic devices using two dimensional materials. Dr. Lanza has published over 55 research papers in top journals, including Science and Advanced Materials. He is member of the editorial board of Scientific Reports (Nature), Crystal Research and Technology (Wiley-VCH) and several international conferences.