

## On the limits of applicability of drift-diffusion based hot carrier degradation modeling

This content has been downloaded from IOPscience. Please scroll down to see the full text.

2016 Jpn. J. Appl. Phys. 55 04ED14

(<http://iopscience.iop.org/1347-4065/55/4S/04ED14>)

View [the table of contents for this issue](#), or go to the [journal homepage](#) for more

Download details:

IP Address: 128.131.68.158

This content was downloaded on 17/03/2016 at 14:39

Please note that [terms and conditions apply](#).



# On the limits of applicability of drift-diffusion based hot carrier degradation modeling

Markus Jech<sup>1\*</sup>, Prateek Sharma<sup>1</sup>, Stanislav Tyaginov<sup>1,2</sup>, Florian Rudolf<sup>1</sup>, and Tibor Grasser<sup>1</sup>

<sup>1</sup>*Institute for Microelectronics, TU Wien, Gusshausstrasse 27-29/E-360, 1040 Vienna, Austria*

<sup>2</sup>*Ioffe Physical-Technical Institute, Polytechnicheskaya 26, 194021 St-Petersburg, Russia*

\*E-mail: jech@iue.tuwien.ac.at

Received September 30, 2015; revised December 18, 2015; accepted January 14, 2016; published online March 16, 2016

We study the limits of the applicability of a drift-diffusion (DD) based model for hot-carrier degradation (HCD). In this approach the rigorous but computationally expensive solution of the Boltzmann transport equation is replaced by an analytic expression for the carrier energy distribution function. On the one hand, we already showed that the simplified version of our HCD model is quite successful for LDMOS devices. On the other hand, hot carrier degradation models based on the drift-diffusion and energy transport schemes were shown to fail for planar MOSFETs with gate lengths of 0.5–2.0  $\mu\text{m}$ . To investigate the limits of validity of the DD-based HCD model, we use planar nMOSFETs of an identical topology but with different gate lengths of 2.0, 1.5, and 1.0  $\mu\text{m}$ . We show that, although the model is able to adequately represent the linear and saturation drain current changes in the 2.0  $\mu\text{m}$  transistor, it starts to fail for gate lengths shorter than 1.5  $\mu\text{m}$  and becomes completely inadequate for the 1.0  $\mu\text{m}$  device. © 2016 The Japan Society of Applied Physics

## 1. Introduction

Hot carrier degradation (HCD) is one of the key issues in the field of reliability of microelectronic devices, in particular of MOSFETs.<sup>1)</sup> However, for a proper physics-based description of this complex phenomenon, one needs a detailed knowledge about the carrier transport in the targeted devices.<sup>2–13)</sup> Hot-carrier degradation is accepted to be driven by the generation of traps at or near the Si/SiO<sub>2</sub> interface. These traps are assumed to be generated by the dissociation of pristine Si–H bonds. This process can be induced either by cold or hot carriers<sup>2,5,7,9)</sup> which trigger the multiple- or single-carrier bond-breakage mechanisms. Note that in a real device subjected to hot-carrier stress both cold and hot carriers are present, and thus both mechanisms contribute.<sup>14,15)</sup> As a consequence, to evaluate the rates of these two competing processes one needs to distinguish between “cold” and “hot” carriers. Therefore, the key point in HCD modeling is to know how carriers are distributed over energy.

This information is provided by the carrier energy distribution functions (DFs), which can be obtained from a solution of the Boltzmann transport equation (BTE).<sup>8,16)</sup> Usually the BTE is solved either by a stochastic Monte-Carlo method,<sup>16)</sup> or a deterministic method based on a spherical harmonics expansion (SHE)<sup>8,17)</sup> of the carrier DFs. However, even for ultra-scaled planar CMOS devices these methods are computationally challenging and time consuming. Thus, the former one requires substantial computational effort, while the latter one requires a massive amount of memory to store all variables.<sup>16)</sup> Devices with larger dimensions or non-planar interfaces and geometrical features, like LDMOS devices, dramatically aggravate this situation, making the modeling of HCD intricate. As a result, simplified approaches to the BTE solution have attracted attention.<sup>12,18–23)</sup> These simplified techniques are often based on the moments of the Boltzmann transport equation, usually the drift-diffusion (DD) scheme, and are computationally far more inexpensive than the aforementioned ones.

We have recently proposed an HCD model for LDMOS transistors based on the DD scheme,<sup>22,24,25)</sup> which uses an analytic expression that considers both high and low energy carriers. The problem, of course, is that the energy distribution functions in LDMOS devices have different shapes

compared to those in planar nMOSFET structures. In Ref. 19 it was suggested that the DD scheme is applicable to devices with gate lengths longer than 0.5  $\mu\text{m}$ . However, as we have shown in Ref. 21, drift-diffusion and even hydrodynamic approaches can be inadequate for modeling HCD in nMOSFETs with gate lengths of 2.0  $\mu\text{m}$ . Thus, in this context, the analysis of the limits of the validity of the DD-based model is a very important task. For this purpose, we use a series of planar nMOSFET structures of a similar architecture but with different gate lengths.

## 2. Simulation framework


Our HCD model covers and links the three main aspects of hot-carrier degradation: carrier transport treatment in the semiconductor with the evaluation of the carrier energy distribution function, a microscopic description of the defect generation kinetics at the Si/SiO<sub>2</sub> interface, and simulation of the degraded device. First the carrier DFs are computed for a particular device geometry and given stress/operating conditions. These DFs are then used to evaluate the bond-breakage rates, and hence to simulate the interface state density  $N_{it}$  as a function of the lateral coordinate  $x$  for each stress time step  $t$ . The obtained  $N_{it}(x, t)$  profiles are then used to simulate the characteristics of the degraded devices.

In this work we compare the results of two versions of our HCD model which differ only in the way the carrier energy distribution functions are obtained. The reference model employs the BTE solution produced by the open source deterministic BTE solver ViennaSHE, which is based on the spherical harmonics expansion of the carrier DF.<sup>26)</sup> The second version of the model is computationally less expensive and relies on an analytic expression for the carrier DF based on macroscopic device quantities obtained from the DD scheme.<sup>22,24)</sup>


### 2.1 Carrier transport

The carrier energy distribution function is the most important information and one of the two main constituents of our physics-based HCD model. The full version of our model employs the deterministic solver ViennaSHE for evaluating the DFs and is used as a reference for validating the DD-based approach. The DD approach represents the DFs by an analytic expression with the parameters linked to





**Fig. 2.** (Color online) Electron DFs simulated for  $V_{GS} = 18$  V and  $V_{DS} = 2.0$  V at different values of the lateral coordinate for the nLDMOS device with the deterministic solver ViennaSHE (symbols) and with the DD-based analytical approach (lines).






**Fig. 3.** (Color online)  $\Delta I_{D,lin}(t)$  degradation traces: experiment (symbols) vs simulation using the full (dashed)- and the DD-based (solid) model.

p-channel LDMOS transistors were stressed at different combinations of  $V_{GS}$  and  $V_{DS}$  voltages and the changes of the linear and saturation drain current ( $\Delta I_{D,lin}$  and  $\Delta I_{D,sat}$ ) were recorded. Figure 2 shows the carrier energy distribution functions simulated for the nLDMOS transistor for different device sections, i.e., at the bird's beak and near the drain, with ViennaSHE and the DD-based analytical model for  $V_{GS} = 18$  V and  $V_{DS} = 2.0$  V. As can be seen, the agreement between the DFs is very good. Figure 3 shows the characteristics of the nLDMOS devices stressed at the same voltages as those used in Fig. 2 within a stress time window of up to 1 Ms. One can see that the simulated DFs with different approaches are in very good agreement as both versions of the model lead to very similar theoretical  $\Delta I_{D,lin}(t)$  and  $\Delta I_{D,sat}(t)$  traces and can properly represent the experimental data.

In order to analyze whether the DD-based model is able to capture HCD in planar structures with shorter channel lengths, we have generated a series of three devices with a similar topology but different gate lengths  $L_G$ , namely 2.0, 1.5, and 1.0  $\mu\text{m}$ . To generate the structure of these devices we used the Sentaurus process simulator.<sup>38)</sup>

### 3. Results and discussion


While applying both versions of our HCD model to planar nMOSFETs, we have used more typical stress voltages for these transistors as compared to the reference nLDMOS device, i.e.,  $V_{GS} = 7.5$  V and  $V_{DS} = 2.5$  V, see Refs. 32, 39,



**Fig. 4.** (Color online) Electron distribution functions at different lateral positions along the channel for the three nMOSFETs with  $L_G = 1.0$ , 1.5, and 2.0  $\mu\text{m}$  simulated with ViennaSHE and the DD-based version of the model. Symbols correspond to ViennaSHE results, solid lines to results obtained with the analytic approach.


and 40. We simulated electron DFs, interface state density profiles  $N_{it}(x)$ , and degradation traces  $\Delta I_{D,lin}(t)$  as well as  $\Delta I_{D,sat}(t)$  for up to 50 ks.

Figure 4 summarizes the simulated electron energy distribution functions obtained with ViennaSHE and the DD-based approach at different lateral coordinates along the channel. At low and moderate energies the DFs computed with the analytic approach Eq. (1) reasonably mimic the DFs obtained from a BTE solution of ViennaSHE. However, at higher energies, the curvatures of the DFs evaluated with the two approaches are different. It can be seen that the accuracy deteriorates for shorter channel lengths. On the other hand, the occupation numbers at these energies have already dropped by several orders of magnitude, and it is not obvious whether this discrepancy in the DFs translates into a sizeable error in the interface state profiles  $N_{it}(x)$  and the  $\Delta I_{D,lin/sat}$  degradation traces.



**Fig. 5.** (Color online) Acceleration integrals for the AB- and the MVE-process calculated from the DFs obtained from the DD-based model (solid lines) and ViennaSHE (dashed lines) for  $V_{GS} = 7.5$  V and  $V_{DS} = 2.5$  V.

To check this in a greater detail we plot the acceleration integrals, which determine the corresponding rates, for the AB- and the MVE-mechanism simulated along the Si/SiO<sub>2</sub> interface with both versions of the model (see Fig. 5). For the 2  $\mu\text{m}$  device the bond-breakage rates for the AB- and MVE-process are almost the same. This reflects the good agreement of the DFs in Fig. 4. For the shorter structures, the acceleration integrals of both mechanisms calculated with the two versions of the model are significantly different. Since in these devices the interface state profiles  $N_{it}(x)$ , and therefore also the degradation, are mainly determined by the AB-process, the DD-based version of our model should be able to properly capture the HCD traces for the 1.5  $\mu\text{m}$  structure. The situation deteriorates for the shortest device. Although the contribution of the MVE-mechanism is properly represented by the simplified approach, the bond-breakage rates of the AB-process are profoundly underestimated. While the SHE-



**Fig. 6.** (Color online)  $N_{it}(x)$  profiles evaluated for the three nMOSFETs with gate lengths  $L_G = 1.0, 1.5,$  and  $2.0 \mu\text{m}$  by both versions of the model for stress times of 10 s and 40 ks.

based versions predicts a significant build up of interface states in the channel, triggered by the interplay between the AB- and MVE-mechanism, which is not adequately described by the DD-based approach.

In order to investigate the mismatch of the DFs (Fig. 4) and the impact of the bond-breakage rates (Fig. 5) onto the interface trap profiles, we plot the  $N_{it}(x)$  values simulated with both versions of the model (see Fig. 6). One can see that in the case of the longest device, i.e., the 2  $\mu\text{m}$  nMOSFET structure, the  $N_{it}(x)$  profiles are very similar. This is caused by the fact that the electron DFs are properly approximated by the DD-based model as can be seen in Fig. 4. The situation starts to change for the shorter structure with  $L_G = 1.5 \mu\text{m}$ , i.e., agreement between both models deteriorates. For the device with  $L_G = 1.5 \mu\text{m}$  the discrepancy between the  $N_{it}(x)$  values is visible at  $N_{it} \sim 10^8 \text{ cm}^{-2}$ . The  $N_{it}$  peak at the drain side becomes broader and is shifted towards the channel as






Fig. 7. (Color online)  $\Delta I_{D,lin}$  and  $\Delta I_{D,sat}$  degradation curves obtained for the three nMOSFETs with both versions model.

can be concluded from Fig. 5. The DD-based approach is not able to capture this trend. Since  $N_{it}$  values of  $\sim 10^8 \text{ cm}^{-2}$  do not contribute to the total device degradation, a significant deviation between the  $\Delta I_{D,lin/sat}$  degradation curves simulated by the two model versions is not expected. For the shortest device, however, the interface trap densities already differ by about  $\sim 10^{12} \text{ cm}^{-2}$ . Such large values provide a considerable contribution to HCD and lead to a visible discrepancy between the drain current degradation traces.

As a result, best correspondence between  $\Delta I_{D,lin/sat}$  obtained with the SHE- and DD-based models is achieved for the  $2.0 \mu\text{m}$  nMOSFET (see Fig. 7). Note, however, that even for this device the analytic model leads to lower  $\Delta I_{D,lin/sat}$  values at short stress times. This is because, as we showed in Refs. 22 and 25, short-term HCD is determined by the DFs at the drain, which are underestimated by the DD-based model (see Fig. 4). The same argument also holds for

the  $1.5 \mu\text{m}$  device where the agreement is still reasonable. Hot carrier degradation is slightly underestimated over the whole stress time range due to the mismatch of the interface state profiles visible in Fig. 6. For the shortest device the DD-based model completely fails to properly reproduce the data evaluated with the full model. This already becomes evident in Figs. 4–6 where one can see that the DD-based model is not capable of reasonable mimicking the ViennaSHE results, respectively the big discrepancies between the shape of the interface state profiles.

#### 4. Conclusion

We have found that the drift-diffusion based hot-carrier degradation model works reasonably well in terms of the carrier distribution functions, bond-breakage rates, interface state density profiles, and changes of device characteristics such as the saturation and drain currents for MOSFETs with channels longer than  $1.5 \mu\text{m}$ . The reason is that the DD-based model is not able to catch more complicated DF shapes visible in shorter devices. This is especially pronounced at high energies because the DFs simulated with ViennaSHE and by the DD-based HCD model have different curvatures.

In the case of the  $2 \mu\text{m}$  device the curvature change occurs only when the DF values have dropped by several orders of magnitude, and therefore such a discrepancy does not translate into mismatches between bond-breakage rates,  $N_{it}(x)$  profiles and  $\Delta I_{D,lin}(t)$ ,  $\Delta I_{D,sat}(t)$  degradation traces. As for shorter devices, the discrepancy in the DF curvature appears at higher population numbers, and thus is related to more pronounced errors. In the device with  $L_G = 1.5 \mu\text{m}$  this results in a mismatch in  $N_{it}(x)$  profiles visible at  $10^8 \text{ cm}^{-2}$ , and thereby does not substantially impact the  $\Delta I_{D,lin}(t)$ ,  $\Delta I_{D,sat}(t)$  changes. As for the shortest nMOSFET,  $N_{it}$  values differ severely at values of  $10^{12} \text{ cm}^{-2}$ , and hence the changes of the linear and saturation drain currents simulated with the two versions of the model are completely inconsistent. To summarize, our DD-based model for hot-carrier degradation works properly for the device with  $L_G = 2.0 \mu\text{m}$ , it is still applicable in the case  $L_G = 1.5 \mu\text{m}$ , and fails for  $L_G = 1.0 \mu\text{m}$ .

#### Acknowledgments

The authors acknowledge support by the Austrian Science Fund (FWF), Grant P23598 and by the European Union FP7 projects ATHENIS 3D (Grant No. 619246) and MoRV (Grant No. 619234).

- 1) International Technology Roadmap for Semiconductors (ITRS), 2013.
- 2) W. McMahon, K. Matsuda, J. Lee, K. Hess, and J. Lyding, *Proc. Int. Conf. Modeling and Simulation of Microsystem*, 2002, p. 576.
- 3) W. McMahon, A. Haggag, and K. Hess, *IEEE Trans. Nanotechnol.* **2**, 33 (2003).
- 4) A. Bravaix and V. Huard, *Proc. European Symp. Reliability of Electron Devices Failure Physics and Analysis (ESREF)*, Tutorial, 2010, p. 1267.
- 5) A. Bravaix, C. Guerin, V. Huard, D. Roy, J.-M. Roux, and E. Vincent, *Proc. Int. Reliability Physics Symposium (IRPS)*, 2009, p. 531.
- 6) C. Guerin, V. Huard, and A. Bravaix, *J. Appl. Phys.* **105**, 114513 (2009).
- 7) S. Tyaginov and T. Grasser, *Proc. Int. Integrated Reliability Workshop (IIRW)*, 2012, p. 206.
- 8) M. Bina, K. Rupp, S. Tyaginov, O. Triebel, and T. Grasser, *IEDM Tech. Dig.*, 2012, p. 713.
- 9) M. Bina, S. Tyaginov, J. Franco, K. Rupp, Y. Wimmer, D. Osintsev, B. Kaczer, and T. Grasser, *IEEE Trans. Electron Devices* **61**, 3103 (2014).

- 10) S. Tyaginov, M. Bina, J. Franco, Y. Wimmer, D. Osintsev, B. Kaczer, and T. Grasser, *Proc. Simulation of Semiconductor Processes and Devices (SISPAD)*, 2014, p. 89.
- 11) A. Zaka, P. Palestri, Q. Rafhay, R. Clerc, M. Iellina, D. Rideau, C. Tavernier, G. Pananakakis, H. Jaouen, and L. Selmi, *IEEE Trans. Electron Devices* **59**, 983 (2012).
- 12) S. Reggiani, G. Barone, E. Gnani, A. Gnudi, G. Baccarani, S. Poli, R. Wise, M.-Y. Chuang, W. Tian, S. Pendharkar, and M. Denison, *Solid-State Electron.* **102**, 25 (2014).
- 13) S. Reggiani, G. Barone, S. Poli, E. Gnani, A. Gnudi, G. Baccarani, M.-Y. Chuang, W. Tian, and R. Wise, *IEEE Trans. Electron Devices* **60**, 691 (2013).
- 14) S. Tyaginov, M. Bina, J. Franco, Y. Wimmer, F. Rudolf, H. Enichlmair, J.-M. Park, B. Kaczer, H. Ceric, and T. Grasser, *Proc. Int. Integrated Reliability Workshop (IIRW)*, 2014, p. 63.
- 15) P. Sharma, S. Tyaginov, M. Jech, Y. Wimmer, F. Rudolf, H. Enichlmair, J.-M. Park, H. Ceric, and T. Grasser, *Solid-State Electron.* **115**, 185 (2016).
- 16) C. Jungemann and B. Meinerzhagen, *Hierarchical Device Simulation* (Springer, New York, 2003).
- 17) K. Rupp, T. Grasser, and A. Jungel, *IEDM Tech. Dig.*, 2011, p. 789.
- 18) D. Cassi and B. Ricco, *IEEE Trans. Electron Devices* **37**, 1514 (1990).
- 19) K. Hasnat, C.-F. Yeap, S. Jallepalli, S. Hareland, V. Agostinelli, A. Tasch, and C. Maziar, *IEEE Trans. Electron Devices* **44**, 129 (1997).
- 20) C. Fiegna, F. Venturi, M. Melanotte, E. Sangiorgi, and B. Ricco, *IEEE Trans. Electron Devices* **38**, 603 (1991).
- 21) S. Tyaginov, I. Starkov, C. Jungemann, H. Enichlmair, J.-M. Park, and T. Grasser, *Proc. European Solid-State Device Research Conf. (ESSDERC)*, 2011, p. 151.
- 22) P. Sharma, S. Tyaginov, Y. Wimmer, F. Rudolf, K. Rupp, M. Bina, H. Enichlmair, J.-M. Park, R. Minixhofer, H. Ceric, and T. Grasser, *IEEE Trans. Electron Devices* **62**, 1811 (2015).
- 23) P. Sharma, S. Tyaginov, Y. Wimmer, F. Rudolf, H. Enichlmair, J.-M. Park, H. Ceric, and T. Grasser, *Microelectron. Reliab.* **55**, 1427 (2015).
- 24) P. Sharma, S. Tyaginov, Y. Wimmer, F. Rudolf, H. Enichlmair, J.-M. Park, H. Ceric, and T. Grasser, *Int. EUROSOSI Workshop/Int. Conf. Ultimate Integration on Silicon (EUROSOSI-ULIS)*, 2015, p. 21.
- 25) Y. Wimmer, S. Tyaginov, F. Rudolf, K. Rupp, M. Bina, H. Enichlmair, J.-M. Park, R. Minixhofer, H. Ceric, and T. Grasser, *Proc. Int. Integrated Reliability Workshop (IIRW)*, 2014, p. 58.
- 26) Web [<http://viennashe.sourceforge.net/>].
- 27) T. Grasser, T.-W. Tang, H. Kosina, and S. Selberherr, *Proc. IEEE* **91**, 251 (2003).
- 28) T. Grasser, H. Kosina, C. Heitzinger, and S. Selberherr, *J. Appl. Phys.* **91**, 3869 (2002).
- 29) J. McPherson, *Proc. Int. Reliability Physics Symp. (IRPS)*, 2007, p. 209.
- 30) G. Pobegen, S. Tyaginov, M. Nelhiebel, and T. Grasser, *IEEE Electron Device Lett.* **34**, 939 (2013).
- 31) A. Stesmans, *Appl. Phys. Lett.* **68**, 2076 (1996).
- 32) S. E. Tyaginov, I. A. Starkov, O. Triebel, J. Cervenka, C. Jungemann, S. Carniello, J. M. Park, H. Enichlmair, M. Karner, C. Kernstock, E. Seebacher, R. Minixhofer, H. Ceric, and T. Grasser, *Proc. Int. Symp. Physical and Failure Analysis of Integrated Circuits (IPFA)*, 2010.
- 33) S. Tyaginov, M. Bina, J. Franco, D. Osintsev, O. Triebel, B. Kaczer, and T. Grasser, *Proc. Int. Reliability Physics Symp. (IRPS)*, 2014, XT.16-1.
- 34) MiniMOS-NT Device and Circuit Simulator (Institute for Microelectronic, TU Wien).
- 35) Web [<http://www.globalcad.com/en/products/minimos-nt.html>].
- 36) Web [<http://viennamesh.sourceforge.net/>].
- 37) F. Rudolf, J. Weinbub, K. Rupp, and S. Selberherr, *J. Comput. Appl. Math.* **270**, 166 (2014).
- 38) Sentaurus Process: Advanced Simulator for Process Technologies (Synopsis).
- 39) S. Tyaginov, I. Starkov, O. Triebel, J. Cervenka, C. Jungemann, S. Carniello, J. Park, H. Enichlmair, C. Kernstock, E. Seebacher, R. Minixhofer, H. Ceric, and T. Grasser, *Microelectron. Reliab.* **50**, 1267 (2010).
- 40) S. Tyaginov, I. Starkov, O. Triebel, H. Ceric, T. Grasser, H. Enichlmair, J.-M. Park, and C. Jungemann, *Proc. Int. Conf. Simulation of Semiconductor Processes and Devices (SISPAD)*, 2011, p. 123.