



UNIVERSIDAD  
DE GRANADA



**2018 Joint International EUROSOLI Workshop and  
International Conference on Ultimate Integration on Silicon  
(EUROSOLI-ULIS)**





## ORGANIZERS



UNIVERSIDAD  
DE GRANADA



Facultad de Ciencias



## COLLABORATORS



European  
Commission

Horizon 2020  
European Union funding  
for Research & Innovation



MINISTERIO  
DE ECONOMÍA  
Y COMPETITIVIDAD



**Francisco Gámiz, Viktor Sverdlov,  
Carlos Sampedro, Luca Donetti  
(Editors)**

**2018 Joint International EUOSOI Workshop and  
International Conference on Ultimate Integration on Silicon  
(EUOSOI-ULIS)**

**EUOSOI-ULIS 2018**

**Granada, March 19–21, 2018**



**Copyright and Reprint Permission:** Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For reprint or republication permission, email to IEEE Copyrights Manager at [pubs-permissions@ieee.org](mailto:pubs-permissions@ieee.org). All rights reserved. Copyright ©2018 by IEEE.

**IEEE Part Number:** CFP1849D-ART

**ISBN:** 978-1-5386-4811-7

**Online ISSN:** 2472-9132

## CONTENTS

<b>Doping profile extraction in thin SOI films: application to A2RAM</b>	<b>1</b>
F. Tcheme Wakam <sup>1,2</sup> , J. Lacord <sup>1</sup> , M. Bawedin <sup>2</sup> , S. Martinie <sup>1</sup> , S. Cristoloveanu <sup>2</sup> , J.-Ch. Barbe <sup>1</sup> .	
<sup>1</sup> CEA-LETI, 17 rue des Martyrs, 38054 Grenoble, Cedex 9, France.	
<sup>2</sup> Univ. Grenoble Alpes, IMEP-LAHC, Grenoble INP Minatec, CNRS, F-38000 Grenoble, France.	
<b>Simulation Study on Z2FET Scalability, Process Optimization and Their Impact on Performance</b>	<b>5</b>
M. Duan <sup>1</sup> , F. Adamu-Lema <sup>1</sup> , C. Navarro <sup>2</sup> , F. Gamiz <sup>2</sup> , A. Asenov <sup>1</sup>	
<sup>1</sup> University of Glasgow, Rankine Building., Glasgow, G12 8LT, UK	
<sup>2</sup> University of Granada, Spain	
<b>Z2-FET Memory Matrix in 28 nm Technology</b>	<b>9</b>
Mukta Singh Parihar <sup>1</sup> , Kyung Hwa Lee <sup>1</sup> , Hyung Jin Park <sup>1</sup> , Carlos Navarro <sup>3</sup> , Joris Lacord <sup>2</sup> , Francisco Gamiz <sup>3</sup> , Maryline Bawedin <sup>1</sup> and Sorin Cristoloveanu <sup>1</sup>	
<sup>1</sup> Univ. Grenoble Alpes, IMEP-LAHC, Grenoble INP Minatec, CNRS, F-38000 Grenoble, France	
<sup>2</sup> CEA-LETI, Minatec Campus, 38054 Grenoble, France	
<sup>3</sup> Univ. of Granada, Spain	
<b>Evaluation of thin-oxide Z2-FET DRAM cell</b>	<b>13</b>
S. Navarro <sup>1</sup> , K. H. Lee <sup>2</sup> , C. Marquez <sup>1</sup> , C. Navarro <sup>1</sup> , M. Parihar <sup>2</sup> , M. Bawedin <sup>2</sup> , H. Park <sup>2</sup> , P. Galy <sup>3</sup> , F. Gamiz <sup>1</sup> and S. Cristoloveanu <sup>2</sup>	
<sup>1</sup> Nanoelectronics Research Group, University of Granada, 18071, Granada (Spain)	
<sup>2</sup> IMEP-LAHC, Minatec Campus, 38000, Grenoble (France)	
<sup>3</sup> STMicroelectronics, 38920, Crolles (France)	
<b>Study of the 1D Scattering Mechanisms' Impact on the Mobility in Si Nanowire Transistors</b>	<b>17</b>
C. Medina-Bailón <sup>1</sup> , T. Sadi <sup>2</sup> , M. Nedjalkov <sup>3</sup> , J. Lee <sup>1</sup> , S. Berrada <sup>1</sup> , H. Carrillo-Nunez <sup>1</sup> , V. Georgiev <sup>1</sup> , S. Selberherr <sup>3</sup> , and A. Asenov <sup>1</sup>	
<sup>1</sup> School of Engineering, University of Glasgow, Glasgow G12 8LT, Scotland, UK	
<sup>2</sup> Department of Neuroscience and Biomedical Engineering, Aalto University, P.O. Box 12200, FI-00076 Aalto, Finland	
<sup>3</sup> Institute for Microelectronics, TU-Vienna, E360 A-1040, Vienna, Austria	
<b>3D Multi-Subband Ensemble Monte Carlo simulation of &lt;100&gt; and &lt;110&gt; Si nanowire FETs</b>	<b>21</b>
L. Donetti, C. Sampedro, F.G. Ruiz, A. Godoy, F. Gamiz	
Departamento de Electrónica and CITIC, Universidad de Granada, Spain	
<b>Innovative Tunnel FETs architectures</b>	<b>25</b>
C. Diaz Llorente <sup>1</sup> , S. Martinie <sup>1</sup> , S. Cristoloveanu <sup>2</sup> , J.P. Colinge <sup>1</sup> , C. Le Royer <sup>1</sup> , G. Ghibaudo <sup>2</sup> , J. Wan <sup>3</sup> , and M. Vinet <sup>1</sup>	
<sup>1</sup> CEA, LETI, MINATEC Campus, 17 rue des Martyrs, 38054 Grenoble Cedex 9, France	
<sup>2</sup> IMEP-LAHC, INP-Grenoble, MINATEC campus, 38016 Grenoble, France	
<sup>3</sup> Fudan University, Shanghai, China	
<b>TFET-based Inverter Performance in the Presence of Traps and Localized Strain</b>	<b>29</b>
M. Visciarelli <sup>1</sup> , E. Gnani <sup>2</sup> , A. Gnudi <sup>2</sup> , S. Reggiani <sup>2</sup> , G. Baccarani <sup>2</sup>	
<sup>1</sup> Dep. of Appl. Phys., School of Engineering Sciences, KTH Royal Institute of Technology, SE-16440 Kista, Sweden	
<sup>2</sup> ARCES and DEI - University of Bologna, 40136 Bologna, Italy	

**Current and Shot Noise at Spin-dependent Hopping in Magnetic Tunnel Junctions**

33

Viktor Sverdlov and Siegfried Selberherr

*Institute for Microelectronics, TU Wien, Gußhausstraße 27-29, A-1040 Wien, Austria*
**The Role of the Bottom and Top Interfaces in the 1<sup>st</sup> Reset Operation in HfO<sub>2</sub> based RRAM Devices**

 Eduardo Perez<sup>1</sup>, Mamathamba Kalishettyhalli Mahadevaiah<sup>1</sup>, Christian Wenger<sup>1</sup>, Cristian Zambelli<sup>2</sup> and Piero Olivo<sup>2</sup>
<sup>1</sup>*IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany*
<sup>2</sup>*Dip. di Ingegneria, Università degli Studi di Ferrara, Ferrara, Italy*
**A Flexible Characterization Methodology of RRAM: Application to the Modelling of the Conductivity Changes and their Variability**

M. Pedro, J. Martin-Martinez, R. Rodriguez and M. Nafria

*Departament d'Enginyeria Electrònica Universitat Autònoma de Barcelona (UAB), Spain*
**Investigation of SiGe channel introduction in FDSOI SRAM cell pFET and assessment of the Complementary-SRAM**

 R. Berthelon<sup>1,2</sup>, F. Andrieu<sup>1</sup>, B. Giraud<sup>1</sup>, O. Rozeau<sup>1</sup>, O. Weber<sup>1</sup>, F. Arnaud<sup>2</sup> and M. Vinet<sup>1</sup>
<sup>1</sup>*CEA-LETI, Minatec campus, 17 rue des Martyrs, 38054 Grenoble, France* <sup>2</sup>*STMicroelectronics, 850 rue Jean Monnet, F38926 Crolles, France*
**Ferroelectric properties of HfO<sub>2</sub> interlayers in SOI and SOS pseudo-MOSFETs**

 V.P. Popov<sup>1</sup>, V.A. Antonov<sup>1</sup>, M.A. Il'nikskii<sup>1</sup>, V.I. Vdovin<sup>1</sup>, I.E. Tyschenko<sup>1</sup>, A.V. Miakonikh<sup>2</sup>, K.V. Rudenko<sup>2</sup>
<sup>1</sup>*Rzhanov Institute of Semiconductor Physics SB RAS, Novosibirsk, Russia*
<sup>2</sup>*Institute of Physics and Technology RAS, Moscow, Russia*
**Random Discrete Dopant Induced Variability in Negative Capacitance Transistors**

T. Dutta, V. Georgiev, A. Asenov

*Device Modeling Group, University of Glasgow, Glasgow G128LT, Scotland, UK*
**Steep Slope Negative Capacitance FDSOI MOSFETs with Ferroelectric HfYO<sub>x</sub>**

Qinghua Han, Thomas Carl Ulrich Tromm, Juergen Schubert, Siegfried Mantl and Qing-Tai Zhao

*Peter Grünberg Institute (PGI-9) and JARA-FIT, Forschungszentrum Juelich, 52428 Juelich, Germany*
**Electrical Characterization of HfO<sub>2</sub> Based Resistive RAM Devices Having Different Bottom Electrode Metallizations**

 S. B. Tekin<sup>1</sup>, S. Kalem<sup>1</sup>, Z. E. Kaya<sup>1</sup>, E. Jalaguier<sup>2</sup>
<sup>1</sup>*Informatics & Information Security Research Center TUBITAK-BILGEM, Gebze, Kocaeli, Turkey*
<sup>2</sup>*CEA-LETI, 17 Avenue des Martyrs, 38054, Grenoble, France*
**28 FDSOI Analog and RF Figures of Merit at Cryogenic Temperatures**

 B. Kazemi Esfeh<sup>1</sup>, M. Masselus<sup>1</sup>, N. Planes<sup>2</sup>, M. Haond<sup>2</sup>, J.-P. Raskin<sup>1</sup>, D. Flandre<sup>1</sup>, V. Kilchytska<sup>1</sup>
<sup>1</sup>*ICTEAM, Université catholique de Louvain, 1348 Louvain-la-Neuve, Belgium*
<sup>2</sup>*ST-Microelectronics, 850 rue J. Monnet, 38926 Crolles, France*
**Cryogenic Operation of Ω-Gate p-type SiGe-on-Insulator Nanowire MOSFETs**

 B. C. Paz<sup>1</sup>, M. Cassé<sup>2</sup>, S. Barraud<sup>2</sup>, G. Reimbold<sup>2</sup>, M. Vinet<sup>2</sup>, O. Faynot<sup>2</sup> and M. A. Pavanello<sup>1</sup>
<sup>1</sup>*Centro Universitário FEI, 09850-901 – São Bernardo do Campo – Brazil*
<sup>2</sup>*CEA-LETI Minatec, 17 Rue des Martyrs, 38054 – Grenoble – France*

**GDNMOS and GDBIMOS devices for ESD protection in 28nm thin film UTBB FD-SOI technology**

Louise De Conti<sup>1,2,3</sup>, Sorin Cristoloveanu<sup>2</sup>, Maud Vinet<sup>3</sup>, Philippe Galy<sup>1</sup>

<sup>1</sup>*STMicroelectronics, 850 rue Jean Monnet, 38920 Crolles, France*

<sup>2</sup>*Univ. Grenoble Alpes, IMEP-LAHC, Grenoble INP Minatec, CNRS, F-38000 Grenoble, France*

<sup>3</sup>*CEA LETI, 17 avenue des martyrs, 38054 Grenoble Cedex 9, France*

**Low-Frequency Noise in Surface-treated AlGaN/GaN HFETs**

Ki-Sik Im<sup>1</sup>, Jun-Hyeok Lee<sup>2</sup>, Christoforos G. Theodorou<sup>3</sup>, Gérard Ghibaudo<sup>3</sup>,

Sorin Cristoloveanu<sup>3</sup>, and Jung-Hee Lee<sup>2</sup>

<sup>1</sup>*Institute of Semiconductor Fusion Technology and*

<sup>2</sup>*School of Electronics Engineering, Kyungpook National University, Daegu 702-701, Korea*

<sup>3</sup>*Institute of Microelectronics, Electromagnetism and Photonics, Grenoble Institute of*

*Technology, Grenoble 38016, France*

**Discussion on the 1/f noise behavior in Si gate-all-around nanowire MOSFETs at liquid helium temperatures**

D. Boudier<sup>1</sup>, B. Cretu<sup>1</sup>, E. Simoen<sup>2</sup>, A. Veloso<sup>2</sup> and N. Collaert<sup>2</sup>

<sup>1</sup>*Normandie Univ, UNICAEN, ENSICAEN, CNRS, GREYC, 14000 Caen, France*

<sup>2</sup>*Imec, Kapeldreef 75, B-3001 Leuven, Belgium*

**A Noise and RTN-Removal Smart Method for the Parameter Extraction of CMOS Aging Compact Models**

Javier Diaz-Fortuny<sup>1</sup>, Javier Martin-Martinez<sup>1</sup>, Rosana Rodriguez<sup>1</sup>, Rafael Castro-Lopez<sup>2</sup>,

Elisenda Roca<sup>2</sup>, Francisco F. Fernandez<sup>2</sup> and Montserrat Nafria<sup>1</sup>

<sup>1</sup>*Universitat Autònoma de Barcelona (UAB), Electronic Engineering Department, REDEC group, Barcelona, Spain*

<sup>2</sup>*Instituto de Microelectrónica de Sevilla, IMSE-CNM, CSIC and Universidad de Sevilla, Spain*

**Scaling FDSOI Technology down to 7 nm – a Physical Modeling Study Based on 3D Phase-Space Subband Boltzmann Transport**

Z. Stanojevic<sup>1</sup>, O. Baumgartner<sup>1</sup>, F. Schanova<sup>1</sup>, G. Strof<sup>1</sup>, C. Kernstock<sup>1</sup>, M. Karner<sup>1</sup>,

J.M. Gonzalez Medina<sup>2</sup>, F.G. Ruiz<sup>2</sup>, A. Godoy<sup>2</sup>, F. Gamiz<sup>2</sup>

<sup>1</sup>*Global TCAD Solutions GmbH., Bösendorferstraße 1/12, 1010 Vienna, Austria*

<sup>2</sup>*Departamento de Electrónica y Tecnología de Computadores, Universidad de Granada, 18071 Granada, Spain*

**Design-oriented Modeling of 28 nm FDSOI CMOS Technology down to 4.2K for Quantum Computing**

Arnout Beckers<sup>1</sup>, Farzan Jazaeri<sup>1</sup>, Heorhii Bohuslavskyi<sup>2</sup>, Louis Hulin<sup>2</sup>, Silvano De Franceschi<sup>2</sup>, and Christian Enz<sup>1</sup>

<sup>1</sup>*Integrated Circuits Laboratory (ICLAB), Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland*

<sup>2</sup>*CEA-Leti, Grenoble, France*

**Adaption of Triple Gate Junctionless MOSFETs Analytical Compact Model for Accurate Circuit Design in a Wide Temperature Range**

Antonio Cerdeira<sup>1</sup>, Fernando Ávila-Herrera<sup>1</sup>, Magali Estrada<sup>1</sup>, Rodrigo T. Doria<sup>2</sup> and Marcelo A. Pavanello<sup>2</sup>

<sup>1</sup>*SEES, CINVESTAV, Mexico City, Mexico*

<sup>2</sup>*Electrical Engineering Department, Centro Universitário FEI, São Bernardo do Campo, Brazil*

**2D and 3D TCAD Simulation of III-V Channel FETs at the End of Scaling**

P. Aguirre, M. Rau, and A. Schenk

*Integrated Systems Laboratory, ETH Zürich, Zürich, Switzerland*

**On the Impact of Channel Compositional Variations on Total Threshold Voltage Variability in Nanoscale InGaAs MOSFETs**

Nicolò Zagni<sup>1</sup>, Francesco Maria Puglisi<sup>1</sup>, Giovanni Verzellesi<sup>2</sup>, and Paolo Pavan<sup>1</sup>

<sup>1</sup>DIEF and <sup>2</sup>DISMI, Università di Modena e Reggio Emilia, 41125 Modena, Italy

**Effects of Stress and Strain Distribution on Performance Analysis of GaN/InGaN/GaN Core/Shell/Shell Radial Nanowires for Solar Energy Harvesting**

S. R. Routray, and T. R. Lenka

*Microelectronics & VLSI Design Group, Department of Electronics and Communication Engineering, National Institute of Technology Silchar, Assam, India-788010*

**Near field scanning microwave microscope using a coaxial cavity resonator for the characterization of semiconductor structures**

B. Abadlia Bagdad, F.Gamiz

*Departamento de Electrónica y Tecnología de Computadores, Universidad de Granada, 18071 Granada, Spain*

**Energy Harvesting Power Management Circuit Design in 22nm FDSOI Technology**

Z. E. Kaya, S. B. Tekin, S. Kalem

*Informatics & Information Security Research Center TUBITAK-BILGEM, Gebze, Kocaeli, Turkey*

**Investigation of Memory Effect with Voltage or Current Charging Pulse Bias in MIS Structures based on codoped Si-NCs**

Andrzej Mazurak, Jakub Jasiński, Robert Mroczynski

*Institute of Microelectronics and Optoelectronics, Warsaw University of Technology, Koszykowa 75, 00-662 Warsaw, Poland*

**Towards a magnetoresistance characterization methodology for 1D nanostructured transistors**

G.A. Umana-Membreno<sup>1</sup>, N.D. Akhavan<sup>1</sup>, J. Antoszewski<sup>1</sup>, L. Faraone<sup>1</sup>, S. Cristoloveanu<sup>2</sup>

<sup>1</sup>Dept. of E. E. & C. Eng., The University of Western Australia, Perth, WA 6009, Australia

<sup>2</sup>IMEP-LAHC, Grenoble INP Minatec, BP 257, 38016 Grenoble, France

**Design of Dickson Rectifier for RF Energy Harvesting in 28 nm FD-SOI technology**

M. Awad, P. Benech and J-M Duchamp

*The University Grenoble Alpes, CNRS, Grenoble INP, IMEP-LAHC, 38000 Grenoble, France*

**FoMPy: A figure of merit extraction tool for semiconductor device simulations**

Gabriel Espiñeira, Natalia Seoane, Daniel Nagy, Guillermo Indalecio, Antonio J. García Loureiro

*Centro Singular de Investigación en Tecnologías da Información, Univ. of Santiago de Compostela, Spain*

**Impact of TFET Reverse Currents Into Circuit Operation: A Case Study**

Juan Núñez

*Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Uni. de Sevilla)*

*Av. Américo Vespucio s/n, 41092, Sevilla (Spain).*

**Nanoindentation effects on the electrical characterization in  $\Psi$ -MOSFET configuration**

Licinius Benea<sup>1</sup>, Maryline Bawedin<sup>1</sup>, Cécile Delacour<sup>2</sup>, Sorin Cristoloveanu<sup>1</sup>, Irina Ionica<sup>1</sup>

<sup>1</sup>IMEP-LaHC, Minatec, Grenoble INP, Univ. Grenoble Alpes, CNRS, 38016 Grenoble, France

<sup>2</sup>Néel Inst., CNRS, 38042 Grenoble, France

**Impact of Electron Effective Mass Variation on the Performance of InAs/GaSb Electron-Hole Bilayer Tunneling Field-Effect Transistor** 145

J. L. Padilla<sup>1</sup>, C. Medina-Bailón<sup>2</sup>, M. Rupakula<sup>3</sup>, C. Alper<sup>3</sup>, C. Sampedro<sup>1</sup>, F. Gámiz<sup>1</sup> and A. M. Ionescu<sup>3</sup>

<sup>1</sup>Departamento de Electrónica, Universidad de Granada, Granada, Spain. ES-18071

<sup>2</sup>Device Modelling Group, University of Glasgow, Glasgow, UK, G12 8QQ

<sup>3</sup>Nanoelectronic Devices Laboratory, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland, CH-1015

**New method for self-heating estimation using only DC measurements**

149

C. A. B. Mori<sup>1</sup>, P. G. D. Agopian<sup>1,2</sup>, J. A. Martino<sup>1</sup>

<sup>1</sup>LSI/PSI/USP, University of São Paulo, São Paulo, Brazil

<sup>2</sup>São Paulo State University (UNESP), São João da Boa Vista, Brazil

**Profiling Border-Traps by TCAD analysis of Multifrequency CV-curves in Al<sub>2</sub>O<sub>3</sub>/InGaAs stacks**

153

E. Caruso<sup>1</sup>, J. Lin<sup>1</sup>, K. F. Burke<sup>1</sup>, K. Cherkaoui<sup>1</sup>, D. Esseni<sup>2</sup>, F. Gity<sup>1</sup>, S. Monaghan<sup>1</sup>, P. Palestri<sup>2</sup>, P. Hurley<sup>1</sup>, L. Selmi<sup>3</sup>

<sup>1</sup>Tyndall National Institute University College Cork, Cork, Ireland

<sup>2</sup>DPIA, University of Udine, Via delle Scienze 206, 33100, Udine, Italy

<sup>3</sup>DIEF, University of Modena and Reggio Emilia, Via P. Vivarelli 10/1, 41125, Modena, Italy

**MS-EMC vs. NEGF: A Comparative Study Accounting for Transport Quantum Corrections**

157

C. Medina-Bailón<sup>1</sup>, C. Sampedro<sup>1</sup>, J.L. Padilla<sup>1</sup>, A. Godoy<sup>1</sup>, L. Donetti<sup>1</sup>, F. Gamiz<sup>1</sup> and A. Asenov<sup>2</sup>

<sup>1</sup>Departamento de Electrónica y Tecnología de Computadores, Universidad de Granada, 18071 Granada, Spain

<sup>2</sup>School of Engineering, University of Glasgow, Glasgow G12 8LT, Scotland, UK

**Switching Current Reduction in Advanced Spin-Orbit Torque MRAM**

161

Viktor Sverdlov, Alexander Makarov, and Siegfried Selberherr

Institute for Microelectronics, TU Wien, Gußhausstraße 27-29, 1040 Vienna, Austria

**Finite Element Simulation of 2D Percolating Silicon-Nanonet Field-Effect Transistor**

165

T.Cazimajou, M.Mouis, G.Ghibaudo

Univ. Grenoble Alpes, CNRS, Grenoble INP, IMEP-LAHC, 38016 Grenoble, France

**Investigation on built-in BJT in FD-SOI BIMOS**

169

T. Bedecarrats<sup>1,2,3</sup>, P. Galy<sup>1</sup>, S. Cristoloveanu<sup>2</sup>, C. Fenouillet-Beranger<sup>3</sup>

<sup>1</sup>STMicroelectronics, 850 rue jean Monnet, 38926 Crolles Cedex, France

<sup>2</sup>Univ. Grenoble Alpes, IMEP-LAHC, Grenoble INP Minatec, CNRS, F-38000 Grenoble, France

<sup>3</sup>CEA, LETI, Minatec Campus, and Univ. Grenoble Alpes, 38054 Grenoble, France

**Simulation and Automated Characterisation of Optimal Load for Flexible Composite**

173

**Generators Based on Piezoelectric ZnO Nanowires**

D. Menin<sup>1,2</sup>, M. Parmar<sup>1</sup>, R. Tao<sup>1</sup>, P. Oliveira<sup>1</sup>, M. Mouis<sup>1</sup>, L. Selmi<sup>3</sup> and G. Ardila<sup>1</sup>

<sup>1</sup>Univ. Grenoble Alpes, CNRS, Grenoble INP, IMEP-LaHC, F-38000 Grenoble, France

<sup>2</sup>Università degli Studi di Udine, DPIA, Udine, Italy

<sup>3</sup>IUNET Consortium and DIEF, Università di Modena e Reggio Emilia, Italy

**Unified Feature Scale Model for Etching in SF<sub>6</sub> and Cl Plasma Chemistries**

177

Xaver Klemenschits, Siegfried Selberherr, and Lado Filipovic

Institute for Microelectronics, TU Wien, 1040 Vienna, Austria

**A Design-oriented Charge-based Simplified Model for FDSOI MOSFETs**

Alessandro Pezzotta<sup>1</sup>, Farzan Jazaeri<sup>1</sup>, Heorhii Bohuslavskyi<sup>2</sup>, Louis Hutin<sup>2</sup>, Christian Enz<sup>1</sup>
<sup>1</sup>*ICLAB, École Polytechnique Fédérale de Lausanne (EPFL), Neuchâtel, Switzerland*
<sup>2</sup>*CEA Leti, Grenoble, France*
**Characterization of gate overlap capacitances and effective channel size in MOSFETs**

Daniel Tomaszewski, Grzegorz Głuszko, Jolanta Malesińska

*Institute of Electron Technology (ITE), 02-668 Warsaw, Poland*
**Effect of Schottky Barrier Contacts on Measured Capacitances in Tunnel-FETs**

A. Farokhnejad<sup>1,2</sup>, M. Schwarz<sup>1</sup>, M. Graef<sup>1</sup>, F. Horst<sup>1,2</sup>, B. Iñíguez<sup>2</sup>, F. Lime<sup>2</sup> and A. Kloes<sup>1</sup>
<sup>1</sup>*NanoP, TH Mittelhessen University of Applied Sciences, Giessen, Germany*
<sup>2</sup>*DEEEA, Universitat Rovira i Virgili, Tarragona, Spain*
**Computationally Efficient Analytic Charge Model for III-V Cylindrical Nanowire Transistors**

Mohit D. Ganeriwala<sup>1</sup>, Enrique G. Marin<sup>2</sup>, Francisco G. Ruiz<sup>3</sup> and Nihar R. Mohapatra<sup>1</sup>
<sup>1</sup>*Department of Electrical Engineering, Indian Institute of Technology, Gandhinagar, India*
<sup>2</sup>*Department of Information Engineering, University of Pisa, Italy*
<sup>3</sup>*Department of Electronics, University of Granada, Spain*
**Design Benefits of Self-Cascode Configuration for Analog Applications in 28nm FDSOI**
**Technology**

Lígia Martins d'Oliveira<sup>1</sup>, Michelly de Souza<sup>1</sup>, Valeriya Kilchytska<sup>2</sup>, Denis Flandre<sup>2</sup>
<sup>1</sup>*Centro Universitário FEI, São Bernardo do Campo, Brazil*
<sup>2</sup>*ICTEAM, Université catholique de Louvain, Louvain la-Neuve, Belgium.*
**Impact of BOX thickness and Ground-Plane on non-linearity of UTBB FD-SOI MOS**
**Transistors**

Mandar S. Bhoir and Nihar R. Mohapatra

*Department of Electrical Engineering, Indian Institute of Technology Gandhinagar (IIT GN), Gujarat, India*
**Multilevel Parallelization Approach to Estimate Spin Lifetime in Silicon: Performance Analysis**

J. Ghosh<sup>1</sup>, D. Osintsev<sup>2</sup>, V. Sverdlov<sup>2</sup>, and S. Ganguly<sup>1</sup>
<sup>1</sup>*Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India*
<sup>2</sup>*Institute for Microelectronics, TU Wien, A-1040 Wien, Austria*
**Realization of Vertical Ge nanowires for Gate-All-Around transistors**

M. Liu<sup>1</sup>, K. Mertens<sup>1</sup>, S. Glass<sup>1</sup>, S. Trellekkamp<sup>2</sup>, S. Mantl<sup>1</sup>, D. Buca<sup>1</sup>, Q.T. Zhao<sup>1</sup>
<sup>1</sup>*Peter-Grünberg-Institut (PGI 9) and JARA-Fundamentals of Future Information Technologies, Forschungszentrum Jülich, Germany*
<sup>2</sup>*Helmholtz Nano Facility (HNF), Germany*
**Scaling down a level shifter circuit in 28 nm FDSOI Technology**

Saikat Chatterjee, Ulrich Rückert

*Cognitronics and Sensor Systems Group CITEC, Bielefeld University 33619, Germany*
**InSb Nanocrystals Containing SOI Structures: Preparation and Properties**

I.E. Tyschenko, V.A. Volodin, A.G. Cherkov, and V.P. Popov

*A.V. Rzhanov Institute of Semiconductor Physics, Novosibirsk, Russia*

<b>Detailed analysis of frequency-dependent impedance in pseudo-MOSFET on thin SOI film</b>	<b>221</b>
S. Sato <sup>1,2</sup> , G. Ghibaudo <sup>2</sup> , L. Benea <sup>2</sup> , Y. Omura <sup>1</sup> and S. Cristoloveanu <sup>2</sup>	
<sup>1</sup> <i>Faculty of Engineering Science, Kansai University, Osaka, Japan</i>	
<sup>2</sup> <i>IMEP-LAHC, Grenoble Institute of Technology, Minatec, Grenoble, France</i>	
<b>Potential of Thin (~10 nm) HfO<sub>2</sub> Ferroelectric FDSOI NCFET for Performance Enhancement in Digital Circuits at Reduced Power Consumption</b>	<b>225</b>
S. Qureshi and Shruti Mehrotra	
<i>Department of Electrical Engineering, Indian Institute of Technology Kanpur-208016, India</i>	
<b>Three P-Silicon Layers in Reliable Lateral Double Diffused Metal Oxide Semiconductor Transistor</b>	<b>229</b>
Mahsa Mehrad	
<i>School of Engineering, Damghan University, Damghan, Iran</i>	
<b>Inserting PN Junction in a Power Device for Achieving Improved Figure Of Merit</b>	<b>233</b>
Meysam Zareiee, Hesam Salami	
<i>School of Engineering, Damghan University, Damghan</i>	
<b>AUTHOR INDEX</b>	<b>237</b>