Annealing and Encapsulation of CVD-MoS $_2$ FETs with 10^{10} On/Off Current Ratio

Yu. Yu. Illarionov^{1,2}, K.K.H. Smithe³, M. Waltl¹, R.W. Grady³, S. Deshmukh³, E. Pop³, and T. Grasser¹ ¹Institute for Microelectronics (TU Wien), Gusshausstrasse 27–29, 1040 Vienna, Austria ² Ioffe Physical-Technical Institute, Polytechnicheskaya 26, 194021 St-Petersburg, Russia ³Department of Electrical Engineering, Stanford University, Stanford, CA 94305, USA

conductor which is now considered as a channel material to-gate leakage I_G becoming sizable at negative V_G . in 2D FETs [1-3]. Recently we found that single-layer (1L) MoS₂ FETs grown by chemical vapour deposition the I_D - V_G characteristics of 12 best devices are similar. (CVD) and encapsulated with high-quality Al_2O_3 layer The main finding is a strong increase of the I_{on}/I_{off} ratio exhibit superior performance and reliability compared to after Al_2O_3 encapsulation. While for bare unbaked and all previously reported 2D FETs [2]. However, while the encapsulated devices the $V_{\rm th}$ values are close, the improve- $I_{\rm on}/I_{\rm off}$ ratio (~10°) of the devices [2] already fulfills comment of the $I_{\rm on}/I_{\rm off}$ ratio in the latter case is likely due to mercial standards, their reliability is still poorer than for passivation of some band gap states by the Al₂O₃ encapsu-Si devices [4]. In order to understand the physical origin lation. At the same time, the $I_{\rm on}/I_{\rm off}$ ratio in bare baked deof these aspects, here we analyze the impact of annealing vices is limited by the non-negligible pad-to-gate leakage, at 300°C and Al₂O₃ deposition on the performance and owing to a very negative V_{th}. In Fig. 2b we show the hyshysteresis dynamics of 1L MoS₂ FETs.

the MoS₂ channel grown by CVD at $T = 700^{\circ}$ C or 850°C one of the smallest and no dramatic increase of the hysdirectly on SiO₂(25 nm)/p⁺⁺-Si substrate back gates [3,5]. teresis is observed, even though the autorange sweeps take After detailed measurements on bare devices (Fig. 1a), a about ten times longer. high-quality 15 nm thick Al₂O₃ encapsulation layer was grown by atomic layer deposition (ALD) at 300°C [6].

 I_D - V_G characteristics in vacuum ($\sim 5 \times 10^{-6}$ torr), either us- 1 with originally larger hysteresis we observe some iming the autorange mode or by varying the measurement provement after baking, the smaller hysteresis of Device frequency $f = 1/t_{sw}$ with t_{sw} being the total sweep time [1, 2 remains nearly the same. This suggests that for Device 7]. First we examined bare devices at $T = 25^{\circ}$ C and 1 the hysteresis may be dominated by adsorbates on top

 $I_{\rm D}$ - $V_{\rm G}$ characteristics measured for the same device at four of the $\Delta V_{\rm H}(f)$ dependences (Fig. 3c,d). Finally, in Fig. 4 different conditions. Similarly to [1], at $T = 165^{\circ}$ C we we compare the hysteresis dynamics of two devices before observe a negative shift of the threshold voltage V_{th} , which baking, after baking and after encapsulation. Despite the becomes more pronounced after baking at $T = 300^{\circ}$ C. initial difference in the $\Delta V_{\rm H}(f)$ behavior, we observe the This can be explained by the increased number of S vacan-following common trends: First, baking at 300°C reduces cies in MoS₂ [8] due to the thermally activated reaction of the hysteresis. Second, encpasulation leads to a partial in-S with residual H₂ [9]. At the same time, at $T = 165^{\circ}$ C crease of the hysteresis and changes the $\Delta V_{\rm H}(f)$ shape, bare devices exhibit non-volatile memory behavior simi- making it more similar to the devices affected by adsorlar to [10], which is more pronounced for slow sweeps bates. While the former suggests that additional oxide (Fig. 1c). This issue is likely due to the interplay between traps from Al₂O₃ come into play, the latter suggests an the creation of S vacancies in MoS₂ and charge trapping interplay between the oxide traps in SiO₂ and Al₂O₃. in SiO2, though this requires further study. Finally, after an additional baking step at 300°C followed by Al₂O₃ en- superior performance and reliability. We found that alcapsulation, V_{th} becomes even more positive than it was though their baking at 300°C reduces the hysteresis, it for bare devices before baking. This is likely because S also introduces a strong negative shift of $V_{\rm th}$. At the same vacancies created during baking become substituted by O time, subsequent encapsulation with high-quality Al₂O₃ atoms [11], as well as due to some fixed charges at the strongly improves the device performance and leads to newly created MoS₂/Al₂O₃ interface. Owing to the more I_{on}/I_{off} ratios up to 10^{10} , the world record for a 1L semipositive $V_{\rm th}$, the encapsulated devices exhibit $I_{\rm on}/I_{\rm off}$ ratios conductor, at the cost of a slight hysteresis increase.

Introduction: MoS₂ is a two-dimensional (2D) semi- of up to $\sim 10^{10}$ (Fig. 1d), which is limited only by the pad-

In Fig. 2a we show that the main trends observed for teresis widths $\Delta V_{\rm H}$ versus the forward sweep $V_{\rm th}$. Remark-**Devices:** Our devices are 1L MoS₂ FETs [2, 3] with ably, after encapsulation the device-to-device variability is

In Fig. 3a,b we compare the hysteresis dynamics for two bare devices with nearly identical I_D - V_G character-Experiment: We measured forward & reversed sweep istics before and after 300°C baking. While for Device 165°C. Then we tested the same devices after 1 hour bak- of the channel [1], while for Device 2 it is dominated by ing at 300°C and after encapsulation with Al₂O₃ (Fig. 1a). oxide traps in SiO₂. Overall, partial annealing of adsor-Results and Discussions: In Fig. 1b we compare the bates during baking leads to a decrease in the variability

Conclusions: We reported 1L CVD-MoS₂ FETs with

[1] Y. Illarionov et al., 2D Mater. 3, 035004 (2016). [2] Y. Illarionov et al., IEEE Electron. Dev. Lett. 38, 1763 (2017). [3] K. Smithe et al., ACS Nano 11, 8456 (2017). [4] T. Grasser et al., IEEE IEDM (2011), pp. 27.4.1–27.4.4. [5] K. Smithe et al., 2D Mater. 4, 011009 (2016). [6] M. Mleczko et al., ACS Nano 10, 7507 (2016). [7] Y. Illarionov et al., 2D Mater. 4, 025108 (2017). [8] W. Leong et al., Nanoscale 7, 10823 (2015). [9] B. Kim et al., RSC Adv. 3, 18424 (2013). [10] G. He et al., Nano Lett. 16, 6445 (2016). [11] A. Krivosheeva et al., J. Semicond. 36, 122002 (2015).




Fig. 1: (a) Schematic layout of our MoS₂ FETs ($L = 1-4\,\mu\text{m}$ and $W = 10\,\mu\text{m}$) and the main stages of our long-term study. (b) The I_D - V_G characteristics measured for the same device under different conditions. (c) At $T = 165^{\circ}\text{C}$ we observe non-volatile memory switching of the hysteresis [10], which is more clearly visible for slow sweeps. (d) A typical I_D - V_G characteristics measured after Al₂O₃ encapsulation. The best on/off current ratio ($\sim 10^{10}$) is achieved for $V_D = 3\,\text{V}$, while being limited by the pad-to-gate leakage which becomes considerable for V_G below $-8\,\text{V}$ (inset).




Fig. 2: (a) The I_D - V_G characteristics measured for the same 12 devices before 300°C baking (T = 25°C and 165°C), after baking (T = 25°C) and after Al₂O₃ encapsulation (T = 25°C). After encapsulation V_{th} is more positive and thus I_{off} is smaller, owing to smaller pad-to-gate leakage for more positive V_G (inset). (b) The corresponding hysteresis widths versus forward sweep V_{th} . At T = 165°C the hysteresis around V_{th} is switched towards counterclockwise.




Fig. 3: (a) The slow sweep I_D - V_G characteristics of two bare devices before and after 300°C baking and the corresponding $\Delta V_{\rm H}(f)$ dependences (b). For Device 2 with the largest $\Delta V_{\rm H}$ the hysteresis is considerably reduced after baking. The $\Delta V_{\rm H}(f)$ dependences measured for six bare devices before (c) and after (d) 300°C baking. Baking leads to a considerable decrease of the variability.




Fig. 4: (a) The slow sweep I_D - V_G characteristics of two devices before baking, after baking and after Al_2O_3 encapsulation exhibit similar trends, with originally larger hysteresis for the Device 2. (b) The corresponding $\Delta V_H(f)$ dependences. While baking reduces the hysteresis, a subsequently applied encapsulation leads to its partial increase and affects the $\Delta V_H(f)$ dependence.