

Annealing and Encapsulation of CVD-MoS₂ FETs with 10¹⁰ On/Off Current Ratio

Yu. Yu. Illarionov^{1,2}, K.K.H. Smithe³, M. Walzl¹, R.W. Grady³, S. Deshmukh³, E. Pop³, and T. Grasser¹

¹*Institute for Microelectronics (TU Wien), Gusshausstrasse 27–29, 1040 Vienna, Austria*

²*Ioffe Physical-Technical Institute, Polytechnicheskaya 26, 194021 St-Petersburg, Russia*

³*Department of Electrical Engineering, Stanford University, Stanford, CA 94305, USA*

Introduction: MoS₂ is a two-dimensional (2D) semiconductor which is now considered as a channel material in 2D FETs [1–3]. Recently we found that single-layer (1L) MoS₂ FETs grown by chemical vapour deposition (CVD) and encapsulated with high-quality Al₂O₃ layer exhibit superior performance and reliability compared to all previously reported 2D FETs [2]. However, while the $I_{\text{on}}/I_{\text{off}}$ ratio ($\sim 10^9$) of the devices [2] already fulfills commercial standards, their reliability is still poorer than for Si devices [4]. In order to understand the physical origin of these aspects, here we analyze the impact of annealing at 300°C and Al₂O₃ deposition on the performance and hysteresis dynamics of 1L MoS₂ FETs.

Devices: Our devices are 1L MoS₂ FETs [2, 3] with the MoS₂ channel grown by CVD at $T = 700^\circ\text{C}$ or 850°C directly on SiO₂(25 nm)/p⁺⁺-Si substrate back gates [3, 5]. After detailed measurements on bare devices (Fig. 1a), a high-quality 15 nm thick Al₂O₃ encapsulation layer was grown by atomic layer deposition (ALD) at 300°C [6].

Experiment: We measured forward & reversed sweep $I_{\text{D}}-V_{\text{G}}$ characteristics in vacuum ($\sim 5 \times 10^{-6}$ torr), either using the autorange mode or by varying the measurement frequency $f = 1/t_{\text{sw}}$ with t_{sw} being the total sweep time [1, 7]. First we examined bare devices at $T = 25^\circ\text{C}$ and 165°C . Then we tested the same devices after 1 hour baking at 300°C and after encapsulation with Al₂O₃ (Fig. 1a).

Results and Discussions: In Fig. 1b we compare the $I_{\text{D}}-V_{\text{G}}$ characteristics measured for the same device at four different conditions. Similarly to [1], at $T = 165^\circ\text{C}$ we observe a negative shift of the threshold voltage V_{th} , which becomes more pronounced after baking at $T = 300^\circ\text{C}$. This can be explained by the increased number of S vacancies in MoS₂ [8] due to the thermally activated reaction of S with residual H₂ [9]. At the same time, at $T = 165^\circ\text{C}$ bare devices exhibit *non-volatile memory behavior* similar to [10], which is more pronounced for slow sweeps (Fig. 1c). This issue is likely due to the interplay between the creation of S vacancies in MoS₂ and charge trapping in SiO₂, though this requires further study. Finally, after an additional baking step at 300°C followed by Al₂O₃ encapsulation, V_{th} becomes even more positive than it was for bare devices before baking. This is likely because S vacancies created during baking become substituted by O atoms [11], as well as due to some fixed charges at the newly created MoS₂/Al₂O₃ interface. Owing to the more positive V_{th} , the encapsulated devices exhibit $I_{\text{on}}/I_{\text{off}}$ ratios

of up to $\sim 10^{10}$ (Fig. 1d), which is limited only by the pad-to-gate leakage I_{G} becoming sizable at negative V_{G} .

In Fig. 2a we show that the main trends observed for the $I_{\text{D}}-V_{\text{G}}$ characteristics of 12 best devices are similar. The main finding is a *strong increase of the $I_{\text{on}}/I_{\text{off}}$ ratio after Al₂O₃ encapsulation*. While for bare unbaked and encapsulated devices the V_{th} values are close, the improvement of the $I_{\text{on}}/I_{\text{off}}$ ratio in the latter case is likely due to passivation of some band gap states by the Al₂O₃ encapsulation. At the same time, the $I_{\text{on}}/I_{\text{off}}$ ratio in bare baked devices is limited by the non-negligible pad-to-gate leakage, owing to a very negative V_{th} . In Fig. 2b we show the hysteresis widths ΔV_{H} versus the forward sweep V_{th} . Remarkably, after encapsulation the device-to-device variability is one of the smallest and no dramatic increase of the hysteresis is observed, even though the autorange sweeps take about ten times longer.

In Fig. 3a,b we compare the hysteresis dynamics for two bare devices with nearly identical $I_{\text{D}}-V_{\text{G}}$ characteristics before and after 300°C baking. While for Device 1 with originally larger hysteresis we observe some improvement after baking, the smaller hysteresis of Device 2 remains nearly the same. This suggests that for Device 1 the hysteresis may be dominated by adsorbates on top of the channel [1], while for Device 2 it is dominated by oxide traps in SiO₂. Overall, partial annealing of adsorbates during baking leads to a decrease in the variability of the $\Delta V_{\text{H}}(f)$ dependences (Fig. 3c,d). Finally, in Fig. 4 we compare the hysteresis dynamics of two devices before baking, after baking and after encapsulation. Despite the initial difference in the $\Delta V_{\text{H}}(f)$ behavior, we observe the following common trends: First, baking at 300°C reduces the hysteresis. Second, encapsulation leads to a partial increase of the hysteresis and changes the $\Delta V_{\text{H}}(f)$ shape, making it more similar to the devices affected by adsorbates. While the former suggests that additional oxide traps from Al₂O₃ come into play, the latter suggests an interplay between the oxide traps in SiO₂ and Al₂O₃.

Conclusions: We reported 1L CVD-MoS₂ FETs with superior performance and reliability. We found that although their baking at 300°C reduces the hysteresis, it also introduces a strong negative shift of V_{th} . At the same time, subsequent encapsulation with high-quality Al₂O₃ strongly improves the device performance and leads to $I_{\text{on}}/I_{\text{off}}$ ratios up to 10^{10} , the world record for a 1L semiconductor, at the cost of a slight hysteresis increase.

[1] Y. Illarionov *et al.*, 2D Mater. **3**, 035004 (2016). [2] Y. Illarionov *et al.*, IEEE Electron. Dev. Lett. **38**, 1763 (2017). [3] K. Smithe *et al.*, ACS Nano **11**, 8456 (2017). [4] T. Grasser *et al.*, IEEE IEDM (2011), pp. 27.4.1–27.4.4. [5] K. Smithe *et al.*, 2D Mater. **4**, 011009 (2016). [6] M. Mleczko *et al.*, ACS Nano **10**, 7507 (2016). [7] Y. Illarionov *et al.*, 2D Mater. **4**, 025108 (2017). [8] W. Leong *et al.*, Nanoscale **7**, 10823 (2015). [9] B. Kim *et al.*, RSC Adv. **3**, 18424 (2013). [10] G. He *et al.*, Nano Lett. **16**, 6445 (2016). [11] A. Krivosheeva *et al.*, J. Semicond. **36**, 122002 (2015).




Fig. 1: (a) Schematic layout of our MoS₂ FETs ($L = 1-4\mu m$ and $W = 10\mu m$) and the main stages of our long-term study. (b) The I_D - V_G characteristics measured for the same device under different conditions. (c) At $T = 165^\circ C$ we observe non-volatile memory switching of the hysteresis [10], which is more clearly visible for slow sweeps. (d) A typical I_D - V_G characteristics measured after Al₂O₃ encapsulation. The best on/off current ratio ($\sim 10^{10}$) is achieved for $V_D = 3V$, while being limited by the pad-to-gate leakage which becomes considerable for V_G below $-8V$ (inset).




Fig. 2: (a) The I_D - V_G characteristics measured for the same 12 devices before 300°C baking ($T = 25^\circ C$ and $165^\circ C$), after baking ($T = 25^\circ C$) and after Al₂O₃ encapsulation ($T = 25^\circ C$). After encapsulation V_{th} is more positive and thus I_{off} is smaller, owing to smaller pad-to-gate leakage for more positive V_G (inset). (b) The corresponding hysteresis widths versus forward sweep V_{th} . At $T = 165^\circ C$ the hysteresis around V_{th} is switched towards counterclockwise.




Fig. 3: (a) The slow sweep I_D - V_G characteristics of two bare devices before and after 300°C baking and the corresponding $\Delta V_H(f)$ dependences (b). For Device 2 with the largest ΔV_H the hysteresis is considerably reduced after baking. The $\Delta V_H(f)$ dependences measured for six bare devices before (c) and after (d) 300°C baking. Baking leads to a considerable decrease of the variability.




Fig. 4: (a) The slow sweep I_D - V_G characteristics of two devices before baking, after baking and after Al₂O₃ encapsulation exhibit similar trends, with originally larger hysteresis for the Device 2. (b) The corresponding $\Delta V_H(f)$ dependences. While baking reduces the hysteresis, a subsequently applied encapsulation leads to its partial increase and affects the $\Delta V_H(f)$ dependence.