

## Dynamics of carrier transport via AlGa<sub>N</sub> barrier in AlGa<sub>N</sub>/Ga<sub>N</sub> MIS-HEMTs

C. Ostermaier, P. Lagger, G. Precht, A. Grill, T. Grasser, and D. Pogany

Citation: *Appl. Phys. Lett.* **110**, 173502 (2017); doi: 10.1063/1.4982231

View online: <https://doi.org/10.1063/1.4982231>

View Table of Contents: <http://aip.scitation.org/toc/apl/110/17>

Published by the American Institute of Physics

---

### Articles you may be interested in

[On the physical operation and optimization of the p-GaN gate in normally-off GaN HEMT devices](#)

*Applied Physics Letters* **110**, 123502 (2017); 10.1063/1.4978690

[Enhanced transport properties in InAlGa<sub>N</sub>/Al<sub>N</sub>/Ga<sub>N</sub> heterostructures on Si \(111\) substrates: The role of interface quality](#)

*Applied Physics Letters* **110**, 172101 (2017); 10.1063/1.4982597

[Thin-film GaN Schottky diodes formed by epitaxial lift-off](#)

*Applied Physics Letters* **110**, 173503 (2017); 10.1063/1.4982250

[Trap state analysis in AlGa<sub>N</sub>/Ga<sub>N</sub>/AlGa<sub>N</sub> double heterostructure high electron mobility transistors at high temperatures](#)

*Applied Physics Letters* **110**, 252102 (2017); 10.1063/1.4986776

[Thickness engineering of atomic layer deposited Al<sub>2</sub>O<sub>3</sub> films to suppress interfacial reaction and diffusion of Ni/Au gate metal in AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs up to 600 °C in air](#)

*Applied Physics Letters* **110**, 253505 (2017); 10.1063/1.4986910

[Investigation of gate leakage current mechanism in AlGa<sub>N</sub>/Ga<sub>N</sub> high-electron-mobility transistors with sputtered TiN](#)

*Journal of Applied Physics* **121**, 044504 (2017); 10.1063/1.4974959

---



**MMR**  
TECHNOLOGIES

**THE WORLD'S RESOURCE FOR  
VARIABLE TEMPERATURE  
SOLID STATE CHARACTERIZATION**



[WWW.MMR-TECH.COM](http://WWW.MMR-TECH.COM)

OPTICAL STUDIES SYSTEMS    SEEBECK STUDIES SYSTEMS    MICROPROBE STATIONS    HALL EFFECT STUDY SYSTEMS AND MAGNETS

# Dynamics of carrier transport via AlGa<sub>N</sub> barrier in AlGa<sub>N</sub>/Ga<sub>N</sub> MIS-HEMTs

C. Ostermaier,<sup>1,a)</sup> P. Lagger,<sup>1</sup> G. Pechtl,<sup>1</sup> A. Grill,<sup>2</sup> T. Grasser,<sup>2</sup> and D. Pogany<sup>2</sup>

<sup>1</sup>Infineon Technologies Austria AG, 9500 Villach, Austria

<sup>2</sup>TU Wien, 1040 Vienna, Austria

(Received 15 December 2016; accepted 13 April 2017; published online 24 April 2017)

Exchange of carriers between the Ga<sub>N</sub> channel and the dielectric/AlGa<sub>N</sub> interface in AlGa<sub>N</sub>/Ga<sub>N</sub> metal insulator semiconductor high electron mobility transistors was recently attributed to a serial process of electron transport through the AlGa<sub>N</sub> barrier and electron trapping/emission at the interface. In this paper, the time constant related to barrier transport is evaluated from the measurements of time onset of threshold voltage drift in stress-recovery experiments. Temperature and forward gate bias dependent studies reveal an activation energy of 0.65 eV for the electron transport at zero bias being consistent with the estimated potential barrier of 0.75 eV at the dielectric/AlGa<sub>N</sub> interface. Thermo-ionic emission and defect assisted tunneling to near interface states are considered as transport mechanisms. *Published by AIP Publishing.*

[<http://dx.doi.org/10.1063/1.4982231>]

Positive bias temperature instability (PBTI) seen as threshold voltage ( $V_{Th}$ ) drift after forward gate bias stress is one of the key issues in AlGa<sub>N</sub>/Ga<sub>N</sub> metal insulator semiconductor high electron mobility transistor (MIS-HEMT) devices, limiting their use for normally off operation regardless of the MIS gate concept. Studies have shown a broad distribution of capture and emission time constants independent of the dielectric material<sup>1–4</sup> and their field- and temperature-dependent acceleration.<sup>5</sup> It appears that the interface state density can be even larger than that one can detect by electrical measurements.<sup>6</sup> Much effort in the preparation of the III-N dielectric interface is needed not only to make these devices applicable in forward-gate-bias operation but also for the optimization and quality of the III-N/dielectric interface which are important for any lateral Ga<sub>N</sub>-based HEMT where such an interface is intrinsically present, e.g., in the passivation layers.

The interface between the III-N layers and the dielectric in a MIS-HEMT is very complex. Electron capture from the Ga<sub>N</sub> channel at the AlGa<sub>N</sub>/dielectric interface requires electron transport, e.g., trap-assisted hopping and conduction band transport, via the AlGa<sub>N</sub> barrier. The capture process is thus a serial process, with an effective capture time constant  $\tau_{capt,eff}$  being the sum of the capture time constant of the actual defect  $\tau_{capt,def}$  and the time constant related to the electron transport in the AlGa<sub>N</sub> barrier  $\tau_{bar}$ <sup>1</sup>

$$\tau_{capt,eff} = \tau_{capt,def} + \tau_{bar}. \quad (1)$$

Such a barrier time constant is essentially inversely proportional to the leakage current over the barrier. The experiments in Ref. 1 have indicated a deviation of stress curves at the onset of the  $\Delta V_{Th}$  increase, which was attributed to the barrier transport effect, but the effect was not so pronounced compared to this result. Furthermore, the role of barrier transport in Ga<sub>N</sub> MIS-HEMTs has been generalized to be included also in the emission processes.<sup>7</sup>

In this work, we utilize pulsed stress-recovery measurements on SiN/AlGa<sub>N</sub>/Ga<sub>N</sub> MIS-HEMT structures to investigate the role of barrier transport in electron trapping behavior at the III-N/dielectric interface. In comparison to previous results,<sup>1</sup> we use devices with a pronounced onset time for  $\Delta V_{Th}$  drift which we attribute directly to  $\tau_{bar}$ . The gate bias  $V_G$  and the temperature of the drift onset are used to determine the transport mechanism over the AlGa<sub>N</sub> barrier.

Devices were made by a state-of-the-art Ga<sub>N</sub>/Si technology using a 25 nm low-pressure chemical vapor deposited SiN layer as a gate dielectric and a 20 nm Al<sub>0.2</sub>Ga<sub>0.8</sub>N barrier layer. The stress-recovery experiments were performed using the setup and stressing the scheme described in Ref. 1. For experiments at different biases, a new pristine device was used for stress at each bias. In experiments at the same bias but different stress times, the same device was used. This was possible since even though the total stress time per device is accumulated, the error in  $\Delta V_{Th}$  is negligible as the stress time is always increased by a factor 10 from one stress to the other and the drift recovers almost entirely before the next stress.

Fig. 1(a) shows a typical recovery of the threshold voltage drift  $\Delta V_{Th}$  after a forward gate bias of 1.5 V for different stress times. In Fig. 1(b), the  $\Delta V_{Th}$  for different stress times at  $V_G = 1.5$  V is plotted after 100  $\mu$ s of recovery. It can be clearly recognized that up to 1 ms of stress time, the  $\Delta V_{Th}$  is indistinguishable from the zero-drift level of the measurement setup. For stress  $t_{stress} > 1$  ms,  $\Delta V_{Th}$  increases. We defined the time at which the  $\Delta V_{Th}$  clearly increases above the zero-drift level as “drift onset” and extracted its values from the intersections of the extrapolated drift curves with the x-axis (equal to  $\Delta V_{Th} = 0$  V).

Fig. 2 shows representative stress-time dependent drift data for  $-45^\circ\text{C}$ ,  $+25^\circ\text{C}$ ,  $100^\circ\text{C}$ , and  $150^\circ\text{C}$  at different gate biases. It can be seen that, similar to previous reports,<sup>5</sup> the apparent temperature acceleration of  $\Delta V_{Th}$  is quite low. This behavior is obvious, as the temperature accelerates both the capture and emission processes. Thus, additional electron

<sup>a)</sup>Author to whom correspondence should be addressed. Electronic mail: clemens.ostermaier@infineon.com




FIG. 1. (a) Recovery plot after different stress times at  $V_G = 1.5$  V at  $25^\circ\text{C}$  and (b) corresponding stress plot after  $100\ \mu\text{s}$  recovery time showing the drift onset at 1 ms attributed to  $\tau_{\text{bar}}$ . The data in (b) appear in the set of curves in Fig. 2(b) for temperature  $\theta = 25^\circ\text{C}$ .

captures during gate bias stress are compensated by additional electron emission prior to the initial monitoring time of the measurement setup.<sup>5,8,9</sup> However, the temperature behavior of the drift onset, which we relate directly to  $\tau_{\text{bar}}$ , can still be reliably investigated. We consider that  $\tau_{\text{bar}}$  represents the average time during which the leakage current  $I_{\text{leak}}$

via the AlGaIn barrier produces sufficient free electron charge ( $\sim \tau_{\text{bar}} * I_{\text{leak}}$ ) at the interface for trapping at the interface states. So,  $\tau_{\text{bar}}$  represents a delay in trapping. The apparent drift onset is only triggered by electron capture, considering that whenever electrons are captured at the interface during stress, the (recovery) emission time constants will be sufficiently broad to recognize the drift within our measurement window (Fig. 1).

Fig. 3 summarizes the temperature- and bias-dependences of the drift onset. In the range of  $V_G = 1\text{--}5$  V, an exponential dependence between the drift onset and stress bias is found, while for  $V_G < 1$  V, the drift onset is independent of the stress bias. The Arrhenius plot extracted from data of Fig. 3 is shown in the inset of Fig. 3. The corresponding activation energy  $E_A$  of the drift onset  $\tau$  (Fig. 4) shows a linear dependence on  $V_G$  with a plateau around  $0.55$  eV for  $V_G < 1$  V. The linearly extrapolated value of  $E_A$  for  $V_G = 0$  V is  $0.65$  eV. For gate biases above  $5$  V, no effective barrier is seen, indicating that electron capture at the III-N interface solely depends on the defect behavior, i.e.,  $\tau_{\text{bar}} \ll \tau_{\text{cap,def}}$  in (1).

The exponential bias dependence of  $\tau_{\text{bar}}$  on the gate voltage (Fig. 3) suggests that the data could be explained in the framework of the thermo-ionic emission over a potential barrier  $\Phi_{\text{int}}$

$$\tau_{\text{bar}} \approx e^{\frac{\Phi_{\text{int}}}{kT}}, \quad (2)$$

where  $k$  is the Boltzmann constant,  $T$  is the absolute temperature, and  $\Phi_{\text{int}}$  can be expressed as

$$\phi_{\text{Int}} = \phi_{\text{Int},0} - V_G \frac{C_{\text{SiN}}}{C_{\text{SiN}} + C_{\text{Bar}}} - \frac{\Delta Q_{\text{Int}}}{C_{\text{SiN}} + C_{\text{Bar}}}, \quad (3)$$

where  $\Phi_{\text{Int},0}$  is the interface potential above the Fermi level at equilibrium, i.e., at  $V_G = 0$  V (see the inset of Fig. 4).




FIG. 2. Selection of stress-time dependent  $\Delta V_{\text{Th}}$  drift data for different gate biases and four different temperatures (a)–(d), extracted  $100\ \mu\text{s}$  after the stress.






FIG. 3. Summary of the drift onset as a function of  $V_G$  for different temperatures  $-45, -35, -20, 0, 25, 50, 85$ , and  $150^\circ\text{C}$ . The drift onset was extracted at the intersection of the extrapolated drift curve (Fig. 1(b)) with the x-axis. Times are only plotted down to a minimum stress time of 100 ns resolvable in our setup. The inset shows the corresponding Arrhenius plot for different  $V_G$ .

Using the data of Fig. 4,  $\Phi_{\text{int},0}$  is equal to 0.65 eV. This value is close to a surface potential of 0.75 eV extracted from device simulation using typical III-N parameters,<sup>10,11</sup> taking into account the 2D-electron density of  $7.3 \times 10^{12} \text{ cm}^{-2}$  obtained from Hall measurements.

The second term in (3) represents the part of the applied voltage  $V_G$  appearing at the interface (i.e., capacitive divider), with  $C_{\text{SiN}}$  (248 nF/cm<sup>2</sup>) and  $C_{\text{Bar}}$  (421 nF/cm<sup>2</sup>) being the area normalized capacitances of the SiN and AlGaIn layers, respectively. The last term in (3) represents the potential barrier change due to trapped charge at the interface ( $\Delta Q_{\text{int}}$ ). As  $\Delta Q_{\text{int}}$  becomes negative,  $\Phi_{\text{int}}$  increases (i.e., Coulomb effect<sup>5,6</sup>).

Let us discuss now the slope of the activation energy vs.  $V_G$  curves at high bias (i.e.,  $V_G > 1 \text{ V}$  in Fig. 4). According to Eq. (3), this slope is equal to

$$\frac{\partial \phi_{\text{int}}}{\partial V_G} = -\frac{C_{\text{SiN}}}{C_{\text{SiN}} + C_{\text{Bar}}} - \frac{\partial \Delta Q_{\text{int}} / \partial V_G}{C_{\text{SiN}} + C_{\text{Bar}}}. \quad (4)$$




FIG. 4. Extracted apparent activation energy  $E_A$  of the drift onset as a function of  $V_G$  (symbols). The grey line extrapolates the linear-depending branch of the activation energy towards  $V_G = 0 \text{ V}$ . The blue line shows the calculated dependence without considering the effect of charge trapping. Inset: the band diagram of MIS-HEMT at  $V_G = 0 \text{ V}$  with indicated parameters. The horizontal red arrow indicates the defect-assisted tunneling mechanism, which is considered to take place at low  $V_G$ .

The theoretical value of  $C_{\text{SiN}}/(C_{\text{SiN}} + C_{\text{Bar}})$  is 0.37 eV/V, while the experimental absolute value of the slope from Fig. 4 is equal to 0.13 eV/V. This discrepancy indicates that the second term in (4) is non-negligible, meaning that trapping must occur during the stress, even though it is not visible in the experiments. The straightforward explanation is that fast trapping events occur during the stress period, causing  $\Delta Q_{\text{int}}$  to be nonzero (we remark that  $\Delta Q_{\text{int}}$  is negative, which leads to an apparent decrease in the absolute value of the slope). Since the recovery starts before  $1 \mu\text{s}$  after the stress, we assume that the emission event must also be fast, resulting in a negligible  $\Delta V_{\text{Th}}$  shift during measurements. In other words, even if negligible  $\Delta V_{\text{Th}}$  is measured at the drift onset in Fig. 2, the amount of  $\Delta Q_{\text{int}}$  is not negligible. So, in our interpretation,  $\Delta Q_{\text{int}}$  represents a response of traps with emission time constants lower than  $1 \mu\text{s}$ .

The question remains why the second term in (4) is constant, which results in a constant slope of the linear dependence of  $\Phi_{\text{int}}(V_G)$  observed at large bias in Fig. 4. This can be explained in the framework of the active energy region<sup>11</sup> used to explain the linear increase in  $\Delta V_{\text{Th}}$  with the forward gate bias in MIS-HEMTs.<sup>1</sup> With the increase in  $V_G$ , a larger number of interface or border traps in a wider energy region can capture electrons. As this region increases nearly linearly with  $V_G$ ,<sup>11</sup> the second term in (4) is constant. Comparing the theoretical slope of 0.37 eV/V with the experimental value of 0.13 eV/V and using (4) result in a value of  $\partial(\Delta Q_{\text{int}})/\partial V_G = -160 \text{ nC/V}$  or an interface concentration of the above mentioned active fast traps of  $9.9 \times 10^{11} \text{ cm}^{-2}/\text{eV}$ . Both values are equivalent interface values, even though these fast traps could also be located within the AlGaIn barrier bulk.

The reduced activation energy for  $V_G < 1 \text{ V}$  could be explained by a field-enhanced process, e.g., defect-assisted tunneling transport mechanism, allowing an enhanced conductivity through the edge of the barrier near the interface (inset of Fig. 4), similar to what has been suggested for Schottky gate HEMTs.<sup>12,13</sup> The tunneling mechanism, which appears at high electric fields (here appearing at low biases), apparently decreases the thermal activation energy.<sup>14</sup>

It is worth noting that previously reported drift characterization of MIS HEMTs using  $\text{SiO}_2$  as a gate dielectric did not indicate such a long drift onset up to milliseconds at room temperature.<sup>1</sup> Thus, we believe that the device reported in this work exhibits a much reduced barrier leakage and an increased effective barrier height, which can be influenced by the temperature and atmosphere during the deposition processes of different dielectric layers.

In conclusions, temperature-dependent drift studies show a rate-limiting time constant which we relate to the electron transport process through the AlGaIn barrier in AlGaIn/GaN MIS-HEMTs. The activation energy of the electron transport of 0.65 eV at  $V_G = 0 \text{ V}$  is comparable to the interface barrier potential, suggesting a predominant transport via the AlGaIn conduction band in this structure. For  $V_G < 1 \text{ V}$ , a flattening of the activation energy is recognized, indicating a field-enhanced transport mechanism near the III-N/dielectric interface. The slope of the bias dependence of the thermal activation energy indicates that fast traps with time constants much shorter than the measurement setup response of  $1 \mu\text{s}$ , and thus not detectable as drift in the device, are involved in the

modulation of the barrier height for the transport via Coulomb effects. Assuming the validity of the thermo-ionic model, our approach can be thought as a method to monitor the interface potential barrier  $\Phi_{\text{Int}}$  during gate bias stress. Finally, in addition to admittance spectroscopy,<sup>7</sup> our experimental approach represents yet another way to determine barrier properties in fully processed MIS HEMTs without the necessity to study the AlGaN barrier separately, e.g., using Schottky diodes.

- <sup>1</sup>P. Lagger, M. Reiner, D. Pogany, and C. Ostermaier, *IEEE Trans. Electron Devices* **61**, 1022 (2014).
- <sup>2</sup>K. Zhang, M. Wu, X. Lei, W. Chen, X. Zheng, X. Ma, and Y. Hao, *Semicond. Sci. Technol.* **29**(7), 075019 (2014).
- <sup>3</sup>Y. Cai, Y. Zhou, K. J. Chen, and K. M. Lau, *IEEE Electron Device Lett.* **26**, 435 (2005).
- <sup>4</sup>S. Liu, S. Yang, Z. Tang, Q. Jiang, C. Liu, M. Wang, and K. J. Chen, in *International Symposium on Power Semiconductor Devices and ICs* (2014), p. 362.

- <sup>5</sup>P. Lagger, S. Donsa, P. Spreitzer, G. Pobegen, M. Reiner, H. Haharashi, J. Mohamed, H. Mösslacher, G. Prechtel, D. Pogany, and C. Ostermaier, in *International Reliability Physics Symposium* (2015), pp. 6C.2.1–6C.2.7.
- <sup>6</sup>P. Lagger, P. Steinschifter, M. Reiner, M. Stadtmüller, G. Denifl, A. Naumann, J. Müller, L. Wilde, J. Sundqvist, D. Pogany, and C. Ostermaier, *Appl. Phys. Lett.* **105**, 033512 (2014).
- <sup>7</sup>M. Capriotti, P. Lagger, C. Fleury, M. Oposich, O. Bethge, C. Ostermaier, G. Strasser, and D. Pogany, *J. Appl. Phys.* **117**(2), 024506 (2015).
- <sup>8</sup>G. Pobegen, M. Nelhiebel, S. De Filippis, and T. Grasser, *IEEE Trans. Device Mater. Reliab.* **14**, 169 (2014).
- <sup>9</sup>O. Ambacher, B. Fouth, J. Smart, J. R. Shealy, N. G. Weimann, K. Chu, M. Murphy, A. J. Sierakowski, W. J. Schaff, L. F. Eastman, R. Dimitrov, A. Mitchell, and M. Stutzmann, *J. Appl. Phys.* **87**, 334 (2000).
- <sup>10</sup>F. Bernardini, V. Fiorentini, and D. Vanderbilt, *Phys. Rev. B* **56**, R10024 (1997).
- <sup>11</sup>T. Grasser, *Microelectron. Reliab.* **52**(1), 39–70 (2012).
- <sup>12</sup>E. J. Miller, E. T. Yu, P. Waltereit, and J. S. Speck, *Appl. Phys. Lett.* **84**, 535 (2004).
- <sup>13</sup>P. Marko, M. Meneghini, S. Bychikhin, D. Marcon, G. Meneghesso, E. Zanoni, and D. Pogany, *Microelectron. Reliab.* **52**, 2194 (2012).
- <sup>14</sup>G. Vincent, A. Chantre, and D. Bois, *J. Appl. Phys.* **50**, 5484 (1979).