



**UNIVERSIDAD
DE GRANADA**



**2018 Joint International EUROSIOI Workshop and
International Conference on Ultimate Integration on Silicon
(EUROSIOI-ULIS)**



ORGANIZERS



**UNIVERSIDAD
DE GRANADA**



Facultad de Ciencias



COLLABORATORS



European
Commission

Horizon 2020
European Union funding
for Research & Innovation



**Francisco Gámiz, Viktor Sverdlov,
Carlos Sampedro, Luca Donetti
(Editors)**

**2018 Joint International EUROSOI Workshop and
International Conference on Ultimate Integration on Silicon
(EUROSOI-ULIS)**

EUROSOI-ULIS 2018

Granada, March 19–21, 2018



Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For reprint or republication permission, email to IEEE Copyrights Manager at pubs-permissions@ieee.org. All rights reserved. Copyright ©2018 by IEEE.

IEEE Part Number: CFP1849D-ART

ISBN: 978-1-5386-4811-7

Online ISSN: 2472-9132

CONTENTS

<p>Doping profile extraction in thin SOI films: application to A2RAM</p> <p>F. Tcheme Wakam^{1,2}, J. Lacord¹, M. Bawedin², S. Martinie¹, S. Cristoloveanu², J.-Ch. Barbe¹. ¹CEA-LETI, 17 rue des Martyrs, 38054 Grenoble, Cedex 9, France. ²Univ. Grenoble Alpes, IMEP-LAHC, Grenoble INP Minatec, CNRS, F-38000 Grenoble, France.</p>	1
<p>Simulation Study on Z2FET Scalability, Process Optimization and Their Impact on Performance</p> <p>M. Duan¹, F. Adamu-Lema¹, C. Navarro², F. Gamiz², A. Asenov¹ ¹University of Glasgow, Rankine Building., Glasgow, G12 8LT, UK ²University of Granada, Spain</p>	5
<p>Z2-FET Memory Matrix in 28 nm Technology</p> <p>Mukta Singh Parihar¹, Kyung Hwa Lee¹, Hyung Jin Park¹, Carlos Navarro³, Joris Lacord², Francisco Gamiz³, Maryline Bawedin¹ and Sorin Cristoloveanu¹ ¹Univ. Grenoble Alpes, IMEP-LAHC, Grenoble INP Minatec, CNRS, F-38000 Grenoble, France ²CEA-LETI, Minatec Campus, 38054 Grenoble, France ³Univ. of Granada, Spain</p>	9
<p>Evaluation of thin-oxide Z2-FET DRAM cell</p> <p>S. Navarro¹, K. H. Lee², C. Marquez¹, C. Navarro¹, M. Parihar², M. Bawedin², H. Park², P. Galy³, F. Gamiz¹ and S. Cristoloveanu² ¹Nanoelectronics Research Group, University of Granada, 18071, Granada (Spain) ²IMEP-LAHC, Minatec Campus, 38000, Grenoble (France) ³STMicroelectronics, 38920, Crolles (France)</p>	13
<p>Study of the 1D Scattering Mechanisms' Impact on the Mobility in Si Nanowire Transistors</p> <p>C. Medina-Bailón¹, T. Sadi², M. Nedjalkov³, J. Lee¹, S. Berrada¹, H. Carrillo-Nunez¹, V. Georgiev¹, S. Selberherr³, and A. Asenov¹ ¹School of Engineering, University of Glasgow, Glasgow G12 8LT, Scotland, UK ²Department of Neuroscience and Biomedical Engineering, Aalto University, P.O. Box 12200, FI-00076 Aalto, Finland ³Institute for Microelectronics, TU-Vienna, E360 A-1040, Vienna, Austria</p>	17
<p>3D Multi-Subband Ensemble Monte Carlo simulation of <100> and <110> Si nanowire FETs</p> <p>L. Donetti, C. Sampedro, F.G. Ruiz, A. Godoy, F. Gamiz Departamento de Electrónica and CITIC, Universidad de Granada, Spain</p>	21
<p>Innovative Tunnel FETs architectures</p> <p>C. Diaz Llorente¹, S. Martinie¹, S. Cristoloveanu², J.P. Colinge¹, C. Le Royer¹, G. Ghibaudo², J. Wan³, and M. Vinet¹ ¹CEA, LETI, MINATEC Campus, 17 rue des Martyrs, 38054 Grenoble Cedex 9, France ²IMEP-LAHC, INP-Grenoble, MINATEC campus, 38016 Grenoble, France ³Fudan University, Shanghai, China</p>	25
<p>TFET-based Inverter Performance in the Presence of Traps and Localized Strain</p> <p>M. Visciarelli¹, E. Gnani², A. Gnudi², S. Reggiani², G. Baccarani² ¹Dep. of Appl. Phys., School of Engineering Sciences, KTH Royal Institute of Technology, SE-16440 Kista, Sweden ²ARCES and DEI - University of Bologna, 40136 Bologna, Italy</p>	29

Current and Shot Noise at Spin-dependent Hopping in Magnetic Tunnel Junctions	33
Viktor Sverdlov and Siegfried Selberherr <i>Institute for Microelectronics, TU Wien, Gußhausstraße 27-29, A-1040 Wien, Austria</i>	
The Role of the Bottom and Top Interfaces in the 1st Reset Operation in HfO₂ based RRAM Devices	37
Eduardo Perez ¹ , Mamathamba Kalishettyhalli Mahadevaiah ¹ , Christian Wenger ¹ , Cristian Zambelli ² and Piero Olivo ² ¹ <i>IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany</i> ² <i>Dip. di Ingegneria, Università degli Studi di Ferrara, Ferrara, Italy</i>	
A Flexible Characterization Methodology of RRAM: Application to the Modelling of the Conductivity Changes and their Variability	41
M. Pedro, J. Martin-Martinez, R. Rodriguez and M. Nafria <i>Departament d'Enginyeria Electrònica Universitat Autònoma de Barcelona (UAB), Spain</i>	
Investigation of SiGe channel introduction in FDSOI SRAM cell pFET and assessment of the Complementary-SRAM	45
R. Berthelon ^{1,2} , F. Andrieu ¹ , B. Giraud ¹ , O. Rozeau ¹ , O. Weber ¹ , F. Arnaud ² and M. Vinet ¹ ¹ <i>CEA-LETI, Minatec campus, 17 rue des Martyrs, 38054 Grenoble, France</i> ² <i>STMicroelectronics, 850 rue Jean Monnet, F38926 Crolles, France</i>	
Ferroelectric properties of HfO₂ interlayers in SOI and SOS pseudo-MOSFETs	49
V.P. Popov ¹ , V.A. Antonov ¹ , M.A. Il'nitskii ¹ , V.I. Vdovin ¹ , I.E. Tyschenko ¹ , A.V. Miakonkikh ² , K.V. Rudenko ² ¹ <i>Rzhanov Institute of Semiconductor Physics SB RAS, Novosibirsk, Russia</i> ² <i>Institute of Physics and Technology RAS, Moscow, Russia</i>	
Random Discrete Dopant Induced Variability in Negative Capacitance Transistors	53
T. Dutta, V. Georgiev, A. Asenov <i>Device Modeling Group, University of Glasgow, Glasgow G128LT, Scotland, UK</i>	
Steep Slope Negative Capacitance FDSOI MOSFETs with Ferroelectric HfYO_x	57
Qinghua Han, Thomas Carl Ulrich Tromm, Juergen Schubert, Siegfried Mantl and Qing-Tai Zhao <i>Peter Grünberg Institute (PGI-9) and JARA-FIT, Forschungszentrum Juelich, 52428 Juelich, Germany</i>	
Electrical Characterization of HfO₂ Based Resistive RAM Devices Having Different Bottom Electrode Metallizations	61
S. B. Tekin ¹ , S. Kalem ¹ , Z. E. Kaya ¹ , E. Jalaguier ² ¹ <i>Informatics & Information Security Research Center TUBITAK-BILGEM, Gebze, Kocaeli, Turkey</i> ² <i>CEA-LETI, 17 Avenue des Martyrs, 38054, Grenoble, France</i>	
28 FDSOI Analog and RF Figures of Merit at Cryogenic Temperatures	65
B. Kazemi Esfeh ¹ , M. Masselus ¹ , N. Planes ² , M. Haond ² , J.-P. Raskin ¹ , D. Flandre ¹ , V. Kilchytska ¹ ¹ <i>ICTEAM, Université catholique de Louvain, 1348 Louvain-la-Neuve, Belgium</i> ² <i>ST-Microelectronics, 850 rue J. Monnet, 38926 Crolles, France</i>	
Cryogenic Operation of Ω-Gate p-type SiGe-on-Insulator Nanowire MOSFETs	69
B. C. Paz ¹ , M. Cassé ² , S. Barraud ² , G. Reibold ² , M. Vinet ² , O. Faynot ² and M. A. Pavanello ¹ ¹ <i>Centro Universitário FEI, 09850-901 – São Bernardo do Campo – Brazil</i> ² <i>CEA-LETI Minatec, 17 Rue des Martyrs, 38054 – Grenoble – France</i>	

GDNMOS and GDBIMOS devices for ESD protection in 28nm thin film UTBB FD-SOI technology	73
Louise De Conti ^{1,2,3} , Sorin Cristoloveanu ² , Maud Vinet ³ , Philippe Galy ¹	
¹ STMicroelectronics, 850 rue Jean Monnet, 38920 Crolles, France	
² Univ. Grenoble Alpes, IMEP-LAHC, Grenoble INP Minatec, CNRS, F-38000 Grenoble, France	
³ CEA LETI, 17 avenue des martyrs, 38054 Grenoble Cedex 9, France	
Low-Frequency Noise in Surface-treated AlGaIn/GaN HFETs	77
Ki-Sik Im ¹ , Jun-Hyeok Lee ² , Christoforos G. Theodorou ³ , Gérard Ghibaudo ³ , Sorin Cristoloveanu ³ , and Jung-Hee Lee ²	
¹ Institute of Semiconductor Fusion Technology and	
² School of Electronics Engineering, Kyungpook National University, Daegu 702-701, Korea	
³ Institute of Microelectronics, Electromagnetism and Photonics, Grenoble Institute of Technology, Grenoble 38016, France	
Discussion on the 1/f noise behavior in Si gate-all-around nanowire MOSFETs at liquid helium temperatures	81
D. Boudier ¹ , B. Cretu ¹ , E. Simoen ² , A. Veloso ² and N. Collaert ²	
¹ Normandie Univ, UNICAEN, ENSICAEN, CNRS, GREYC, 14000 Caen, France	
² Imec, Kapeldreef 75, B-3001 Leuven, Belgium	
A Noise and RTN-Removal Smart Method for the Parameter Extraction of CMOS Aging Compact Models	85
Javier Diaz-Fortuny ¹ , Javier Martin-Martinez ¹ , Rosana Rodriguez ¹ , Rafael Castro-Lopez ² , Elisenda Roca ² , Francisco F. Fernandez ² and Montserrat Nafria ¹	
¹ Universitat Autònoma de Barcelona (UAB), Electronic Engineering Department, REDEC group, Barcelona, Spain	
² Instituto de Microelectrónica de Sevilla, IMSE-CNM, CSIC and Universidad de Sevilla, Spain	
Scaling FDSOI Technology down to 7 nm – a Physical Modeling Study Based on 3D Phase-Space Subband Boltzmann Transport	89
Z. Stanojevic ¹ , O. Baumgartner ¹ , F. Schanovsky ¹ , G. Strof ¹ , C. Kernstock ¹ , M. Karner ¹ , J.M. Gonzalez Medina ² , F.G. Ruiz ² , A. Godoy ² , F. Gamiz ²	
¹ Global TCAD Solutions GmbH., Bösendorferstraße 1/12, 1010 Vienna, Austria	
² Departamento de Electrónica y Tecnología de Computadores, Universidad de Granada, 18071 Granada, Spain	
Design-oriented Modeling of 28 nm FDSOI CMOS Technology down to 4.2K for Quantum Computing	93
Arnout Beckers ¹ , Farzan Jazaeri ¹ , Heorhii Bohuslavskyi ² , Louis Hutin ² , Silvano De Franceschi ² , and Christian Enz ¹	
¹ Integrated Circuits Laboratory (ICLAB), Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland	
² CEA-Leti, Grenoble, France	
Adaption of Triple Gate Junctionless MOSFETs Analytical Compact Model for Accurate Circuit Design in a Wide Temperature Range	97
Antonio Cerdeira ¹ , Fernando Ávila-Herrera ¹ , Magali Estrada ¹ , Rodrigo T. Doria ² and Marcelo A. Pavanello ²	
¹ SEES, CINVESTAV, Mexico City, Mexico	
² Electrical Engineering Department, Centro Universitário FEI, Sao Bernardo do Campo, Brazil	

2D and 3D TCAD Simulation of III-V Channel FETs at the End of Scaling	101
P. Aguirre, M. Rau, and A. Schenk <i>Integrated Systems Laboratory, ETH Zürich, Zürich, Switzerland</i>	
On the Impact of Channel Compositional Variations on Total Threshold Voltage Variability in Nanoscale InGaAs MOSFETs	105
Nicolò Zagni ¹ , Francesco Maria Puglisi ¹ , Giovanni Verzellesi ² , and Paolo Pavan ¹ ¹ DIEF and ² DISMI, Università di Modena e Reggio Emilia, 41125 Modena, Italy	
Effects of Stress and Strain Distribution on Performance Analysis of GaN/InGaN/GaN Core/Shell/Shell Radial Nanowires for Solar Energy Harvesting	109
S. R. Routray, and T. R. Lenka <i>Microelectronics & VLSI Design Group, Department of Electronics and Communication Engineering, National Institute of Technology Silchar, Assam, India-788010</i>	
Near field scanning microwave microscope using a coaxial cavity resonator for the characterization of semiconductor structures	113
B. Abadlia Bagdad, F. Gamiz <i>Departamento de Electrónica y Tecnología de Computadores, Universidad de Granada, 18071 Granada, Spain</i>	
Energy Harvesting Power Management Circuit Design in 22nm FDSOI Technology	117
Z. E. Kaya, S. B. Tekin, S. Kalem <i>Informatics & Information Security Research Center TUBITAK-BILGEM, Gebze, Kocaeli, Turkey</i>	
Investigation of Memory Effect with Voltage or Current Charging Pulse Bias in MIS Structures based on codoped Si-NCs	121
Andrzej Mazurak, Jakub Jasiński, Robert Mroczyński <i>Institute of Microelectronics and Optoelectronics, Warsaw University of Technology, Koszykowa 75, 00-662 Warsaw, Poland</i>	
Towards a magnetoresistance characterization methodology for 1D nanostructured transistors	125
G.A. Umana-Membreno ¹ , N.D. Akhavan ¹ , J. Antoszewski ¹ , L. Faraone ¹ , S. Cristoloveanu ² ¹ Dept. of E. E. & C. Eng., The University of Western Australia, Perth, WA 6009, Australia ² IMEP-LAHC, Grenoble INP Minatec, BP 257, 38016 Grenoble, France	
Design of Dickson Rectifier for RF Energy Harvesting in 28 nm FD-SOI technology	129
M. Awad, P. Benech and J-M Duchamp <i>The University Grenoble Alpes, CNRS, Grenoble INP, IMEP-LAHC, 38000 Grenoble, France</i>	
FoMPy: A figure of merit extraction tool for semiconductor device simulations	133
Gabriel Espiñeira, Natalia Seoane, Daniel Nagy, Guillermo Indalecio, Antonio J. García Loureiro <i>Centro Singular de Investigación en Tecnoloxías da Información, Univ. of Santiago de Compostela, Spain</i>	
Impact of TFET Reverse Currents Into Circuit Operation: A Case Study	137
Juan Núñez <i>Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Uni. de Sevilla) Av. Américo Vespucio s/n, 41092, Sevilla (Spain).</i>	
Nanoindentation effects on the electrical characterization in Ψ-MOSFET configuration	141
Licinius Benea ¹ , Maryline Bawedin ¹ , Cécile Delacour ² , Sorin Cristoloveanu ¹ , Irina Ionica ¹ ¹ IMEP-LaHC, Minatec, Grenoble INP, Univ. Grenoble Alpes, CNRS, 38016 Grenoble, France ² Néel Inst., CNRS, 38042 Grenoble, France	

Impact of Electron Effective Mass Variation on the Performance of InAs/GaSb Electron-Hole Bilayer Tunneling Field-Effect Transistor	145
J. L. Padilla ¹ , C. Medina-Bailón ² , M. Rupakula ³ , C. Alper ³ , C. Sampedro ¹ , F. Gámiz ¹ and A. M. Ionescu ³	
¹ <i>Departamento de Electrónica, Universidad de Granada, Granada, Spain. ES-18071</i>	
² <i>Device Modelling Group, University of Glasgow, Glasgow, UK, G12 8QQ</i>	
³ <i>Nanoelectronic Devices Laboratory, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland, CH-1015</i>	
New method for self-heating estimation using only DC measurements	149
C. A. B. Mori ¹ , P. G. D. Agopian ^{1,2} , J. A. Martino ¹	
¹ <i>LSI/PSI/USP, University of Sao Paulo, Sao Paulo, Brazil</i>	
² <i>Sao Paulo State University (UNESP), Sao Joao da Boa Vista, Brazil</i>	
Profiling Border-Traps by TCAD analysis of Multifrequency CV-curves in Al₂O₃/InGaAs stacks	153
E. Caruso ¹ , J. Lin ¹ , K. F. Burke ¹ , K. Cherkaoui ¹ , D. Esseni ² , F. Gity ¹ , S. Monaghan ¹ , P. Palestri ² , P. Hurley ¹ , L. Selmi ³	
¹ <i>Tyndall National Institute University College Cork, Cork, Ireland</i>	
² <i>DPIA, University of Udine, Via delle Scienze 206, 33100, Udine, Italy</i>	
³ <i>DIEF, University of Modena and Reggio Emilia, Via P. Vivarelli 10/1, 41125, Modena, Italy</i>	
MS-EMC vs. NEGF: A Comparative Study Accounting for Transport Quantum Corrections	157
C. Medina-Bailón ¹ , C. Sampedro ¹ , J.L. Padilla ¹ , A. Godoy ¹ , L. Donetti ¹ , F. Gámiz ¹ and A. Asenov ²	
¹ <i>Departamento de Electrónica y Tecnología de Computadores, Universidad de Granada, 18071 Granada, Spain</i>	
² <i>School of Engineering, University of Glasgow, Glasgow G12 8LT, Scotland, UK</i>	
Switching Current Reduction in Advanced Spin-Orbit Torque MRAM	161
Viktor Sverdlov, Alexander Makarov, and Siegfried Selberherr	
<i>Institute for Microelectronics, TU Wien, Gußhausstraße 27-29, 1040 Vienna, Austria</i>	
Finite Element Simulation of 2D Percolating Silicon-Nanonet Field-Effect Transistor	165
T.Cazimajou, M.Mouis, G.Ghibaudo	
<i>Univ. Grenoble Alpes, CNRS, Grenoble INP, IMEP-LAHC, 38016 Grenoble, France</i>	
Investigation on built-in BJT in FD-SOI BIMOS	169
T. Bedecarrats ^{1,2,3} , P. Galy ¹ , S. Cristoloveanu ² , C. Fenouillet-Beranger ³	
¹ <i>STMICROELECTRONICS, 850 rue Jean Monnet, 38926 Crolles Cedex, France</i>	
² <i>Univ. Grenoble Alpes, IMEP-LAHC, Grenoble INP Minatec, CNRS, F-38000 Grenoble, France</i>	
³ <i>CEA, LETI, Minatec Campus, and Univ. Grenoble Alpes, 38054 Grenoble, France</i>	
Simulation and Automated Characterisation of Optimal Load for Flexible Composite Generators Based on Piezoelectric ZnO Nanowires	173
D. Menin ^{1,2} , M. Parmar ¹ , R. Tao ¹ , P. Oliveira ¹ , M. Mouis ¹ , L. Selmi ³ and G. Ardila ¹	
¹ <i>Univ. Grenoble Alpes, CNRS, Grenoble INP, IMEP-LaHC, F-38000 Grenoble, France</i>	
² <i>Università degli Studi di Udine, DPIA, Udine, Italy</i>	
³ <i>IUNET Consortium and DIEF, Università di Modena e Reggio Emilia, Italy</i>	
Unified Feature Scale Model for Etching in SF₆ and Cl Plasma Chemistries	177
Xaver Klemenschits, Siegfried Selberherr, and Lado Filipovic	
<i>Institute for Microelectronics, TU Wien, 1040 Vienna, Austria</i>	

A Design-oriented Charge-based Simplified Model for FDSOI MOSFETs	181
Alessandro Pezzotta ¹ , Farzan Jazaeri ¹ , Heorhii Bohuslavskiy ² , Louis Hutin ² , Christian Enz ¹	
¹ ICLAB, École Polytechnique Fédérale de Lausanne (EPFL), Neuchâtel, Switzerland	
² CEA Leti, Grenoble, France	
Characterization of gate overlap capacitances and effective channel size in MOSFETs	185
Daniel Tomaszewski, Grzegorz Głuszko, Jolanta Malesińska	
Institute of Electron Technology (ITE), 02-668 Warsaw, Poland	
Effect of Schottky Barrier Contacts on Measured Capacitances in Tunnel-FETs	189
A. Farokhnejad ^{1,2} , M. Schwarz ¹ , M. Graef ¹ , F. Horst ^{1,2} , B. Iñiguez ² , F. Lime ² and A. Kloes ¹	
¹ NanoP, TH Mittelhessen University of Applied Sciences, Giessen, Germany	
² DEEEA, Universitat Rovira i Virgili, Tarragona, Spain	
Computationally Efficient Analytic Charge Model for III-V Cylindrical Nanowire Transistors	193
Mohit D. Ganeriwala ¹ , Enrique G. Marin ² , Francisco G. Ruiz ³ and Nihar R. Mohapatra ¹	
¹ Department of Electrical Engineering, Indian Institute of Technology, Gandhinagar, India	
² Department of Information Engineering, University of Pisa, Italy	
³ Department of Electronics, University of Granada, Spain	
Design Benefits of Self-Cascode Configuration for Analog Applications in 28nm FDSOI Technology	197
Lígia Martins d'Oliveira ¹ , Michelly de Souza ¹ , Valeriya Kilchytska ² , Denis Flandre ²	
¹ Centro Universitário FEI, São Bernardo do Campo, Brazil	
² ICTEAM, Université catholique de Louvain, Louvain la-Neuve, Belgium.	
Impact of BOX thickness and Ground-Plane on non-linearity of UTBB FD-SOI MOS Transistors	201
Mandar S. Bhoir and Nihar R. Mohapatra	
Department of Electrical Engineering, Indian Institute of Technology Gandhinagar (IIT GN), Gujarat, India	
Multilevel Parallelization Approach to Estimate Spin Lifetime in Silicon: Performance Analysis	205
J. Ghosh ¹ , D. Osintsev ² , V. Sverdlov ² , and S. Ganguly ¹	
¹ Department of Electrical Engineering, Indian Institute of Technology, Mumbai, India	
² Institute for Microelectronics, TU Wien, A-1040 Wien, Austria	
Realization of Vertical Ge nanowires for Gate-All-Around transistors	209
M. Liu ¹ , K. Mertens ¹ , S. Glass ¹ , S. Trellenkamp ² , S. Mantl ¹ , D. Buca ¹ , Q.T. Zhao ¹	
¹ Peter-Grünberg-Institut (PGI 9) and JARA-Fundamentals of Future Information Technologies, Forschungszentrum Jülich, Germany	
¹ Helmholtz Nano Facility (HNF), Germany	
Scaling down a level shifter circuit in 28 nm FDSOI Technology	213
Saikat Chatterjee, Ulrich Rückert	
Cognitronics and Sensor Systems Group CITEC, Bielefeld University 33619, Germany	
InSb Nanocrystals Containing SOI Structures: Preparation and Properties	217
I.E. Tyschenko, V.A. Volodin, A.G. Cherkov, and V.P. Popov	
A.V. Rzhanov Institute of Semiconductor Physics, Novosibirsk, Russia	



Detailed analysis of frequency-dependent impedance in pseudo-MOSFET on thin SOI film	221
S. Sato ^{1,2} , G. Ghibaudo ² , L. Benea ² , Y. Omura ¹ and S. Cristoloveanu ²	
¹ <i>Faculty of Engineering Science, Kansai University, Osaka, Japan</i>	
² <i>IMEP-LAHC, Grenoble Institute of Technology, Minatec, Grenoble, France</i>	
Potential of Thin (~10 nm) HfO₂ Ferroelectric FDSOI NCFET for Performance Enhancement in Digital Circuits at Reduced Power Consumption	225
S. Qureshi and Shruti Mehrotra	
<i>Department of Electrical Engineering, Indian Institute of Technology Kanpur-208016, India</i>	
Three P-Silicon Layers in Reliable Lateral Double Diffused Metal Oxide Semiconductor Transistor	229
Mahsa Mehrad	
<i>School of Engineering, Damghan University, Damghan, Iran</i>	
Inserting PN Junction in a Power Device for Achieving Improved Figure Of Merit	233
Meysam Zareiee, Hesam Salami	
<i>School of Engineering, Damghan University, Damghan</i>	
AUTHOR INDEX	237