

Simulation of the Effects of Postimplantation Annealing on Silicon Carbide DMOSFET Characteristics

Alexander Toifl^{ID}, Vito Šimonka^{ID}, Andreas Hössinger^{ID}, Siegfried Selberherr^{ID}, Fellow, IEEE,
Tibor Grasser^{ID}, Fellow, IEEE, and Josef Weinbub^{ID}, Member, IEEE

Abstract—Technological control of doped regions is exceptionally important for all semiconductor devices. For the wide bandgap semiconductor silicon carbide, the activation state of dopants is determined by the postimplantation annealing step which consequently affects device operation and characteristics. We perform a detailed analysis of the effects of postimplantation annealing on the electrical characteristics of silicon carbide-based double-implanted metal–oxide–semiconductor field-effect transistors. We predict acceptor and donor concentrations according to various annealing times, temperatures, and total doping concentrations. The findings are used as a basis for the combined process and device simulations, providing the capability to characterize a reference device and predict the annealing dependence of output and transfer characteristics. Our results are in excellent agreement with the experiments and show precisely how annealing steps influence channel potential, drain current, ON-state resistance, and threshold voltage. Finally, we predict device characteristics based on the annealing variables, showing a high sensitivity of the threshold voltage on annealing time and temperature.

Index Terms—Annealing, double-implanted metal–oxide–semiconductor field-effect transistor (DMOSFET), electrical activation, implantation, silicon carbide.

I. INTRODUCTION

SILICON-based power electronics exhibits several limitations for high-voltage, temperature, and frequency applications. Wide bandgap semiconductors, in particular, silicon carbide (SiC), are especially suitable to replace traditional silicon in order to increase device properties with higher

Manuscript received January 16, 2019; revised March 10, 2019 and May 2, 2019; accepted May 11, 2019. Date of publication May 30, 2019; date of current version June 19, 2019. This work was supported in part by the Austrian Federal Ministry for Digital and Economic Affairs and in part by the National Foundation for Research, Technology and Development. The review of this paper was arranged by Editor A. Mihaila. (*Corresponding author: Alexander Toifl.*)

A. Toifl and J. Weinbub are with the Christian Doppler Laboratory for High Performance TCAD, Institute for Microelectronics, TU Wien, 1040 Vienna, Austria (e-mail: toifl@iue.tuwien.ac.at).

V. Šimonka and A. Hössinger are with Silvaco Europe Ltd., Cambridge PE27 5JL, U.K.

S. Selberherr and T. Grasser are with the Institute for Microelectronics, TU Wien, 1040 Vienna, Austria.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2019.2916929

switching frequency, blocking voltages, and current densities [1]. However, fabricating SiC devices is very challenging: many processes are not fully understood [2], which prevents using the material to its full potential [3]. Understanding and optimizing, in particular, the annealing process is essential for SiC devices and research is currently focused on the annealing step's influence on oxide quality [4], stacking faults [5], and Hall density and mobility [6]. The latter two are correlated with the (active) carrier concentration, which is investigated in this work.

The most widely used technology for selective doping of SiC is ion implantation [6]–[8], which requires a postimplantation annealing treatment in order to repair crystal defects and to increase the activation of dopants [2], [9]. SiC-based metal–oxide–semiconductor field-effect transistors (MOSFETs) are very desirable for power electronics due to the excellent balance between conduction and switching loss at blocking voltages of less than 3.3 kV [3]. In order to optimize the performance of SiC power double-implanted MOSFETs (DMOSFETs)—a particularly attractive power electronics device [3]—typically four design variables are considered [10]–[12]: drift region doping, spreading layer doping, and junction width and doping. These variables, however, do not capture the effects which would occur during device fabrication annealing steps. In order to further optimize the involved processes and resulting device characteristics, it is therefore critically important to accurately predict the effects of postimplantation annealing [13].

In this work, we present a comprehensive study of the impact of the dopant-specific annealing step on key DMOSFET parameters, such as threshold voltage (V_{th}), ON-state resistance (R_{on}), and breakdown voltage (V_B). We utilize our recently developed empirical time-dependent activation model [14] to perform a study based on an extensive series of coupled process and device simulations, which were compared to experimental results.

II. METHOD

We investigate the impact of the annealing process on device parameters by incorporating an empirical activation model into the combined process and device simulations. In this section,

we present the activation model, discuss the series of simulated fabrication steps, and describe the employed device models.

A. Activation Model

The transient model for electrical activation of dopants in SiC is described with a differential equation and represents the reaction of the dopants' activation process [14]. The concentration of electrically active dopants C_{act} is expressed as a function of the reaction rate coefficient k_r , the total implanted dopant concentration C_{tot} , the annealing temperature T_A , and the annealing time t_A , such that

$$\frac{dC_{\text{act}}}{dt} = -k_r(T_A) (C_{\text{act}} - C_{a,f}(T_A, C_{\text{tot}})). \quad (1)$$

The active dopant concentration in the steady-state

$$C_{a,f}(T_A, C_{\text{tot}}) = \frac{C_{\text{tot}}}{1 + \frac{C_{\text{tot}}}{C_{\text{ss}}(T_A)}} \quad (2)$$

is governed by C_{ss} , which is related to the solid solubility of the impurities in SiC. The model parameters k_r and C_{ss} follow an Arrhenius law:

$$A = Z \exp\left(-\frac{E_a}{k_B T_A}\right), \quad A = C_{\text{ss}} \text{ or } k_r \quad (3)$$

with the exponential prefactor Z , the activation energy E_a , and the Boltzmann's constant k_B . Our model is calibrated for aluminum (Al), which is the preferred acceptor-type dopant species in SiC for low-resistivity applications [6], [15] and the commonly employed donor-type dopant phosphorus (P) [16]. We have investigated extensively experimental data of various postimplantation steps of Al and P impurities in SiC from more than 70 studies and identified a subset which reflected identical SiC polytypes and crystal orientations as well as similar implantation steps, annealing steps, and measuring techniques. The fabrication steps generally include polishing and capping techniques, which significantly improve the surface quality [1]. We assume that surface roughness and interface (e.g., SiC-oxide) quality are not affected by postannealing implantation steps [14]. The resulting model parameters are given in Table I. The calibrated model provides the capabilities to estimate the minimally required T_A and t_A for a certain C_{tot} to acquire full (i.e., above 90%) activation of the implanted SiC region. The ratio of electrical activation $R_{\text{act}} = C_{\text{act}}/C_{\text{tot}}$ as predicted by our model is illustrated in Fig. 1.

The differing parameters for Al and P reflect the different chemical solid solubilities and activation kinetics [7], [8], which are highly important to consider in devices which rely on the implantation of multiple species. One of the general implantation-related issues of SiC is that the rate of the dopant activation after high dose implantation (above 10^{18} cm^{-3}) decreases significantly [2], [17], that is, saturates, which limits the achievable ratio of electrical activation. For the optimization of the annealing process with regard to thermal budget, process time, and the desired device characteristics, it is essential to accurately predict the saturation region of activation [14], [15].

The common approach to overcome the saturation limitation is to employ elevated temperatures during the implantation




Fig. 1. Ratio of electrical activation as predicted by the transient annealing models (1) and (2) for (a) P- and (b) Al-implanted 4H-SiC as function of annealing temperatures for different annealing times. For both species, a total implanted concentration $C_{\text{tot}} = 10^{18} \text{ cm}^{-3}$ is assumed.

process (“hot implantation”) [8], [17]. However, implantation temperatures as high as 1000 °C are required to enhance the activation efficiency to achieve nearly full activation [8]. In order to guarantee consistent and reliable calibration of the postimplantation model (1) and (2), the parameters C_{ss} and k_r (given in Table I) originate from numerous studies employing implantation temperatures up to 650 °C [14]. Hence, we assume idealized implantation process conditions in which the postimplantation annealing is the dominant process and the implantation temperature does not significantly affect the activation efficiency.

B. Process Modeling

The transient annealing model (1) and (2) has been implemented into Silvaco's Victory Process simulator [18], allowing to simulate the fabrication of advanced 4H-SiC DMOSFETs. In this paper, we consider the low-voltage short-channel

TABLE I

ARRHENIUS PARAMETERS OF THE CHARACTERISTIC RATE AND SOLID SOLUBILITY FOR THE P- AND AL-IMPLANTED 4H-SiC, AS PRESENTED IN [14]

Dopant	k_r		C_{ss}	
	Z (1/s)	E_a (eV)	Z (cm^{-3})	E_a (eV)
P	1.09×10^2	1.38	7.17×10^{23}	2.09
Al	9.72×10^4	2.72	1.21×10^{26}	2.58




Fig. 2. (a) Schematic cross section of the examined 4H-SiC DMOSFET. This vertical power device is fabricated by implanting Al (p-type) and P (n-type) into an n-doped epitaxial layer. (b) Cross section of the device structure after process simulation, illustrated with the net concentration of implanted dopants. Arrow: path of the conduction current.

4H-SiC power DMOSFET presented by Saha and Cooper [19], which is schematically shown in Fig. 2(a). The geometry (e.g., layer thickness and implantation mask dimensions) and doping profiles follow the reference fabrication process presented by Saha and Cooper and include the following steps.

- 1) Epitaxial growth of a lightly n-doped 6- μm epitaxial layer ($N_D = 10^{16} \text{ cm}^{-3}$).
- 2) Epitaxial growth of a 0.9- μm n-doped layer ($N_D = 10^{17} \text{ cm}^{-3}$). This layer forms the current spreading layer (CSL) and the junction FET (JFET) region in the final device.




Fig. 3. Doping profiles for various annealing times (temperatures) for $T_A = 1600^\circ\text{C}$ ($t_A = 5$ min). Solid (dashed) lines: implanted (electrically active) doping profile. Due to the high-implanted P concentrations, the activation efficiency is strongly limited by the annealing temperature. For the implanted Al dopants, this is not the case, because the total implanted concentration is two orders of magnitude lower.

- 3) Formation of the implantation mask (SiO_2).
- 4) Ion implantation of Al and P to form the p-well, highly doped n-well, and the highly p-doped region below the source contact. The implantation energies are chosen to produce a p-well with a depth of $0.6 \mu\text{m}$, which is also illustrated in Fig. 3 (solid lines).
- 5) Annealing step, characterized by t_A and T_A , employing the activation model (1) and (2). The surface is capped with SiO_2 .
- 6) Thermal oxidation to form the gate oxide with a thickness of 50 nm .
- 7) Metal deposition to form the contacts (source, gate, and drain).

Fig. 2(b) depicts the resulting device structure after process simulation, which is characterized by a vertical current path and a defined channel region which can be electrostatically controlled by the gate contact. The considered DMOSFET fabrication process relies on implantation and activation of two species, Al and P. Thus, the activation model is employed for both. In contrast to silicon, where introduced dopants strongly diffuse during the annealing process, the diffusion coefficients for Al and P in 4H-SiC are exceptionally low [1]. Hence, the geometry of doped regions can be precisely controlled by ion-implantation process parameters, that is, ion energy and dose. However, the electrical properties of the device are strongly affected by the annealing step. Therefore, subsequent device simulations are performed to investigate these effects.

C. Device Modeling

The concentration of electrically active dopants is an essential quantity for the fabricated DMOSFET device. In order to investigate the impact of the annealing step, device simulations are performed with Silvaco's Victory Device (VD) simulator [18]. The simulator solves the continuity equations using the drift diffusion model in conjunction with several

TABLE II
MODELING PARAMETERS USED FOR DEVICE SIMULATIONS IN VD [18]

Model	Statement	Parameters
<i>General Setup</i>		
Drift Diffusion	(Default)	
Fermi-Dirac Statistics	models fermidirac	
Two-Level Incomplete Ionization [20]	(Default)	P: calibrated in VD Al: ea.cubic = 2×10^{-1} eV ea.hexagonal = 2×10^{-1} eV
<i>Bandgap Modeling</i>		
Universal Energy Bandgap Model (Varshni) [23]	(Default)	eg300 = 3.235 eV egalpha = 3.3×10^{-2} eV K $^{-1}$ egbeta = 1×10^5 K
Slotboom and De Graaf Bandgap Narrowing Model Calibrated for 4H-SiC [21, 24]	models bgn	calibrated in VD
<i>Mobility Modeling</i>		
Uhnevionak Combined Mobility Model for 4H-SiC [26]; p values reproduce Caughey Thomas Model	mobility altcvt.n altcvt.p	calibrated in VD for electrons alt.n.delta = 1.5×10^{12} cm 2 V $^{-1}$ s $^{-1}$ alt.p.mubp1 = 1.25×10^2 cm 2 V $^{-1}$ s $^{-1}$ alt.p.mubp2 = 0 alt.p.mumin = 1.59×10^1 cm 2 V $^{-1}$ s $^{-1}$ alt.p.alpha = -5.0×10^{-1} alt.p.exp1 = -2.15 alt.p.exp3 = 1.0 alt.p.exp4 = 3.4×10^{-1} alt.p.nref = 1.76×10^{19} cm $^{-3}$
High-Field Mobility (Canali) [32] 300 K	models fldmob	vsatn = 2.2×10^7 cm s $^{-1}$ vsatp = 1.0×10^7 cm s $^{-1}$ betan = 1.2 betap = 1.0
Anisotropic Mobility [33]	mobility	n.anisotropic = 1.2
<i>Generation and Recombination</i>		
Shockley-Read-Hall [27]	models srh	taun0 = 1.0×10^{-9} s taup0 = 1.0×10^{-9} s
Auger Recombination [28]	models auger	augn = 1.0×10^{-29} cm 6 s $^{-1}$ augp = 1.0×10^{-29} cm 6 s $^{-1}$
Impact Ionization Selberherr [29, 30]	impact selberherr	impact: an1,2 = 3.44×10^6 cm $^{-1}$ ap1,2 = 3.5×10^6 cm $^{-1}$ bn1,2 = 2.5×10^7 V cm $^{-1}$ bp1,2 = 1.7×10^7 V cm $^{-1}$ betan = 1.0 betap = 1.0
Interface Traps (Effective acceptor-like trap; density and e.level fitting parameters)	inttrap	acceptor: density = 3.0×10^{12} cm $^{-2}$ e.level = 7.5×10^{-2} eV

bandgap, mobility, and recombination models with 4H-SiC-specific parameters. A summary of the model parameters used in this paper is given in Table II.

Due to 4H-SiC being a compound semiconductor, the dopants can reside on hexagonal and cubic lattice sites, which is accounted for by a two-level incomplete ionization model for the donor impurity P [20]. The associated donor ionization energies for cubic and hexagonal sites are 90 and 50 meV, respectively [20]. We employ a single-level incomplete ionization model for the acceptor impurity Al with a corresponding ionization energy of 200 meV [1]. The incomplete ionization model provides the density of ionized dopants and is based on the active dopant concentration predicted by the




Fig. 4. Simulated and experimentally observed DMOSFET output characteristics for the annealing process parameters and device geometry as presented by Saha and Cooper [19]. The simulations accurately reproduce the experimentally obtained characteristics for any given gate voltage from 10 to 18 V.

postimplantation annealing model (1) and (2) during process simulation.

The temperature-dependent bandgap is accurately described by calibrating Varshni's model [22] to experimental data [23]. Bandgap narrowing is taken into account by using the model of Slotboom and De Graaff [24], calibrated for 4H-SiC with parameters as given by Lades [21]. For the considered DMOSFET, the model of Slotboom and De Graaff results in around 1% error in the threshold voltage compared with the more elaborate bandgap shrinkage model by Lindefelt [25]. A comprehensive mobility model, which has been specifically proposed for 4H-SiC, is the Uhnevionak *et al.* [26] model, which also takes mobility anisotropy induced by the 4H-SiC's hexagonal crystal structure into account. Furthermore, Shockley–Read–Hall [27] and Auger recombination [28], as well as impact ionization [29], [30], are considered. The material interface between 4H-SiC and SiO₂ exhibits interface state densities, which are typically two orders of magnitude higher than the densities associated with the Si–SiO₂ interface [31]. The resulting interface charge strongly affects the electrostatics in the channel region and is modeled by introducing interface traps with the energetic distribution and density as free parameters. Both quantities are kept constant for all annealing conditions in order to isolate the impact of the postimplantation annealing process on the threshold voltage of the final DMOSFET, while minimizing the influence of interface effects.

III. RESULTS

Based on the models and parameters discussed in Section II, we show here the coupled process and device simulation results to examine the influence of the annealing variables (i.e., time and temperature) and the implanted impurity concentration on the DMOSFET's device characteristics. Fig. 4 shows the DMOSFET's output characteristics for operation at room temperature. Our simulations accurately reproduce the data presented by Saha and Cooper [19] for any given gate voltage (V_G) from 10 V to 18 V. The experimental data have been




Fig. 5. Output characteristics for various annealing times (temperatures) for $T_A = 1600 \text{ }^\circ\text{C}$ ($t_A = 5 \text{ min}$). The output characteristics are very sensitive to the annealing variables, which is a consequence of a shift of the threshold voltage (see also Fig. 7). In addition, two annealing configurations which result in purely resistive behavior are shown. In these cases, the active acceptor concentration is insufficient to form the n-p-n sequence.

obtained by annealing the implanted regions at $1600 \text{ }^\circ\text{C}$ for 5 min. In addition, we obtain the specific ON-state resistance of approximately $R_{\text{ON}} = 7 \Omega \text{ cm}^2$ (for $V_G = 16 \text{ V}$ and drain voltage $V_D = 20 \text{ V}$) and a breakdown voltage of $V_B = 1 \text{ kV}$, which is consistent with experimental data [19].

The depth profiles of the devices are shown in Fig. 3, which illustrate the impact of the annealing variables on the doping profiles. The first depth profile plot investigates the annealing time at constant $T_A = 1600 \text{ }^\circ\text{C}$ and the second investigates the annealing temperature for constant $t_A = 5 \text{ min}$. Elevated annealing temperatures (above $1600 \text{ }^\circ\text{C}$) increase the active Al and P concentration. If the annealing parameters are not sufficient (annealing time too short or temperature too low), the consequent low active acceptor concentration in the channel is too small to form an n-p-n sequence. Hence, a potential barrier between the n⁺-well and the JFET region is missing, which makes the device nonfunctional. With that, the output characteristics of the 4H-SiC DMOSFETs are investigated in detail for various annealing times and temperatures, shown in Fig. 5. The results show, for example, that the annealing steps of 5 min at $1500 \text{ }^\circ\text{C}$ and 1 min at $1600 \text{ }^\circ\text{C}$ are not sufficient to fabricate a functional DMOSFET due to very low active Al concentration. In this case, the active Al concentration (p-type) is lower than the epitaxial CSL's donor concentration. Consequently, a purely resistive behavior is observed, which cannot be controlled by the gate voltage. By optimizing these process variables, one is able to find the optimal balance between the desired drain currents and efficient annealing configurations.

We have characterized the transfer properties as a function of annealing temperatures, shown in Fig. 6. The transfer characteristic shows the threshold voltage (V_{th}) shift of 1.5 V, when increasing the annealing temperature from $1600 \text{ }^\circ\text{C}$ to $1700 \text{ }^\circ\text{C}$. This is caused by the enhanced active acceptor concentration in the channel region, which determines carrier




Fig. 6. Transfer characteristics for different annealing temperatures. Elevated annealing temperatures result in higher electrically active Al concentration in the channel, which causes a threshold voltage shift.




Fig. 7. Phase diagram of the threshold voltage as a function of annealing temperature and annealing time. The gray region is the phase space of the annealing variables which result in nonfunctional devices.

depletion and inversion. Likewise, extended annealing times enhance the threshold voltage.

The transient annealing model enables a comprehensive investigation of the impact of the annealing parameters on the threshold voltage. We have performed coupled process and device simulations for more than 200 annealing conditions. Fig. 7 visualizes the threshold voltage for annealing temperatures from $1500 \text{ }^\circ\text{C}$ to $1750 \text{ }^\circ\text{C}$ and annealing times up to 8 min. The obtained results confirm that choosing suitable annealing conditions is essential for the DMOSFET's viability. The gray regions in Fig. 7 correspond to the set of annealing variables which result in purely resistive devices lacking gate control capabilities. The threshold voltage is mainly determined by the active Al concentration in the channel, giving rise to a strong impact of annealing time and temperature on the transfer characteristics. For instance, given a constant annealing temperature of $1600 \text{ }^\circ\text{C}$, enhancing the annealing time from 3 to 7 min leads to a threshold voltage shift of approximately 3 V which significantly alters the device operation.

IV. CONCLUSION

Our recently proposed transient model to predict activation of Al and P impurities in SiC has been calibrated and verified to accurately reproduce experimental SiC DMOSFETs under various conditions. This approach enables optimizations of SiC-based devices considering annealing process variables, that is, annealing time and temperature, and total implanted concentration. We have performed process and device simulations using Silvaco's Victory Process and VD simulators to characterize numerous SiC DMOSFETs. The obtained output characteristics of the devices have been compared to experiments, which not only shows a very good agreement for any given gate voltage, but also clearly highlights the importance of accurate activation models to correctly predict the device characteristics. The impact of the annealing temperature and time has been demonstrated to be crucial for DMOSFET operation. In particular, we have shown that the threshold voltage is very sensitive to the annealing conditions, e.g., increasing the temperature during the annealing step from 1600 °C to 1700 °C results in a threshold voltage shift of 1.5 V. Our investigations corroborate the need for a transient activation model which enables optimizing the annealing step.

REFERENCES

- [1] T. Kimoto and J. A. Cooper, *Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices and Applications*. Hoboken, NJ, USA: Wiley, 2014. doi: [10.1002/9781118313534](https://doi.org/10.1002/9781118313534).
- [2] V. Šimonka, A. Hössinger, J. Weinbub, and S. Selberherr, "Empirical model for electrical activation of aluminum-and boron-implanted silicon carbide," *IEEE Trans. Electron Devices*, vol. 65, no. 2, pp. 674–679, Feb. 2018. doi: [10.1109/TED.2017.2786086](https://doi.org/10.1109/TED.2017.2786086).
- [3] X. She, A. Q. Huang, O. Lucía, and B. Ozpineci, "Review of silicon carbide power devices and their applications," *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8193–8205, Oct. 2017. doi: [10.1109/TIE.2017.2652401](https://doi.org/10.1109/TIE.2017.2652401).
- [4] M. I. Idris, N. G. Wright, and A. B. Horsfall, "Effect of post oxide annealing on the electrical and interface 4H-SiC/Al₂O₃ MOS capacitors," *Mater. Sci. Forum*, vol. 924, pp. 486–489, Jun. 2018. doi: [10.4028/www.scientific.net/MSF.924.486](https://doi.org/10.4028/www.scientific.net/MSF.924.486).
- [5] Y. Tokuda *et al.*, "Observation of double Shockley stacking fault expansion in heavily-nitrogen-doped 4H-SiC using PL technique," *J. Cryst. Growth*, vol. 468, pp. 889–893, Jun. 2017. doi: [10.1016/j.jcrysgro.2017.01.004](https://doi.org/10.1016/j.jcrysgro.2017.01.004).
- [6] A. Parisini and R. Nipoti, "Analysis of the hole transport through valence band states in heavy Al doped 4H-SiC by ion implantation," *J. Appl. Phys.*, vol. 114, no. 24, Dec. 2013, Art. no. 243703. doi: [10.1063/1.4852515](https://doi.org/10.1063/1.4852515).
- [7] S. G. Sundaresan, M. V. Rao, Y.-L. Tian, M. C. Ridgway, J. A. Schrefels, and J. J. Kopanski, "Ultrahigh-temperature microwave annealing of Al⁺- and P⁺-implanted 4H-SiC," *J. Appl. Phys.*, vol. 101, no. 7, Apr. 2007, Art. no. 073708. doi: [10.1063/1.2717016](https://doi.org/10.1063/1.2717016).
- [8] N. S. Saks, A. V. Suvorov, and D. C. Capell, "High temperature high-dose implantation of aluminum in 4H-SiC," *Appl. Phys. Lett.*, vol. 84, no. 25, pp. 5195–5197, Jun. 2004. doi: [10.1063/1.1764934](https://doi.org/10.1063/1.1764934).
- [9] A. Hallén and M. Linnarsson, "Ion implantation technology for silicon carbide," *Surf. Coat. Technol.*, vol. 306, pp. 190–193, Nov. 2016. doi: [10.1016/j.surfcicoat.2016.05.075](https://doi.org/10.1016/j.surfcicoat.2016.05.075).
- [10] W. Sung, K. Han, and B. J. Baliga, "Optimization of the JFET region of 1.2kV SiC MOSFETs for improved high frequency figure of merit (HF-FOM)," in *Proc. IEEE 5th Workshop Wide Bandgap Power Devices Appl.*, Oct./Nov. 2017, pp. 238–241. doi: [10.1109/WiPDA.2017.8170553](https://doi.org/10.1109/WiPDA.2017.8170553).
- [11] X. Zhao, B. Gao, L. Zhang, D. C. Hopkins, and A. Q. Huang, "Performance optimization of A 1.2kV SiC high density half bridge power module in 3D package," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2018, pp. 1266–1271. doi: [10.1109/APEC.2018.8341179](https://doi.org/10.1109/APEC.2018.8341179).
- [12] H. Kitai, Y. Hozumi, H. Shiomi, K. Fukuda, and M. Furumai, "Low on-resistance and fast switching of 13-kV SiC MOSFETs with optimized junction field-effect transistor region," in *Proc. 29th ISPSD*, May/Jun. 2017, pp. 343–346. doi: [10.23919/ISPSD.2017.798892](https://doi.org/10.23919/ISPSD.2017.798892).
- [13] V. Šimonka, A. Hössinger, J. Weinbub, and S. Selberherr, "Modeling of electrical activation ratios of phosphorus and nitrogen doped silicon carbide," in *Proc. Int. Conf. Simul. Semiconductor Processes Devices*, Sep. 2017, pp. 125–128. doi: [10.23919/SISPAD.2017.8085280](https://doi.org/10.23919/SISPAD.2017.8085280).
- [14] V. Šimonka, A. Hössinger, J. Weinbub, S. Selberherr, and J. Weinbub, "Transient model for electrical activation of aluminium and phosphorus-implanted silicon carbide," *J. Appl. Phys.*, vol. 123, no. 23, Jun. 2018, Art. no. 235701. doi: [10.1063/1.5031185](https://doi.org/10.1063/1.5031185).
- [15] V. Šimonka, A. Hössinger, J. Weinbub, and S. Selberherr, "Modeling and simulation of electrical activation of acceptor-type dopants in silicon carbide," *Mater. Sci. Forum*, vol. 924, pp. 192–195, Jun. 2017. doi: [10.4028/www.scientific.net/MSF.924.192](https://doi.org/10.4028/www.scientific.net/MSF.924.192).
- [16] J. Senzaki, K. Fukuda, and K. Arai, "Influences of postimplantation annealing conditions on resistance lowering in high-phosphorus-implanted 4H-SiC," *J. Appl. Phys.*, vol. 94, no. 5, pp. 2942–2947, Sep. 2003. doi: [10.1063/1.1597975](https://doi.org/10.1063/1.1597975).
- [17] M. V. Rao, J. B. Tucker, M. C. Ridgway, O. W. Holland, N. Papanicolaou, and J. Mittereder, "Ion-implantation in bulk semi-insulating 4H-SiC," *J. Appl. Phys.*, vol. 86, no. 2, pp. 752–758, Jul. 1999. doi: [10.1063/1.370799](https://doi.org/10.1063/1.370799).
- [18] *Silvaco Victory Process and Victory Device*. Accessed: Apr. 24, 2019. [Online]. Available: <https://www.silvaco.com/products/tcad.html>
- [19] A. Saha and J. A. Cooper, "A 1-kV 4H-SiC power DMOSFET optimized for low ON-resistance," *IEEE Trans. Electron Devices*, vol. 54, no. 10, pp. 2786–2791, Oct. 2007. doi: [10.1109/TED.2007.904577](https://doi.org/10.1109/TED.2007.904577).
- [20] T. Ayalew, T. Grasser, H. Kosina, and S. Selberherr, "Modeling of lattice site-dependent incomplete ionization in α -SiC devices," *Mater. Sci. Forum*, vol. 483, pp. 845–848, May 2005. doi: [10.4028/www.scientific.net/MSF.483-485.845](https://doi.org/10.4028/www.scientific.net/MSF.483-485.845).
- [21] M. Lades, "Modeling and simulation of wide bandgap semiconductor devices: 4H/6H-SiC," Ph.D. dissertation, Technische Universität München, Munich, Germany, 2000. [Online]. Available: http://www.tep.e-technik.tu-muenchen.de/media/Dissertationen/DISSERTATION_lades.pdf
- [22] Y. P. Varshni, "Temperature dependence of the energy gap in semiconductors," *Physica*, vol. 34, no. 1, pp. 149–154, 1967. doi: [10.1016/0031-8914\(67\)90062-6](https://doi.org/10.1016/0031-8914(67)90062-6).
- [23] R. P. Devaty and W. J. Choyke, "Optical characterization of silicon carbide polytypes," *Phys. Status Solidi (A)*, vol. 162, no. 1, pp. 5–38, Jul. 1997. doi: [10.1002/1521-396X\(199707\)162:1<5::AID-PSSA5>3.0.CO;2-J](https://doi.org/10.1002/1521-396X(199707)162:1<5::AID-PSSA5>3.0.CO;2-J).
- [24] J. W. Slotboom and H. C. de Graaff, "Measurements of bandgap narrowing in Si bipolar transistors," *Solid-State Electron.*, vol. 19, no. 10, pp. 857–862, Oct. 1976. doi: [10.1016/0038-1101\(76\)90043-5](https://doi.org/10.1016/0038-1101(76)90043-5).
- [25] U. Lindefelt, "Doping-induced band edge displacements and band gap narrowing in 3C-, 4H-, 6H-SiC, and Si," *J. Appl. Phys.*, vol. 84, no. 5, pp. 2628–2637, Sep. 1998. doi: [10.1063/1.368374](https://doi.org/10.1063/1.368374).
- [26] V. Uhnevionak *et al.*, "Comprehensive study of the electron scattering mechanisms in 4H-SiC MOSFETs," *IEEE Trans. Electron Devices*, vol. 62, no. 8, pp. 2562–2570, Aug. 2015. doi: [10.1109/TED.2015.2447216](https://doi.org/10.1109/TED.2015.2447216).
- [27] W. Shockley and W. T. Read, Jr., "Statistics of the recombinations of holes and electrons," *Phys. Rev. J. Arch.*, vol. 87, no. 5, pp. 835–842, Sep. 1952. doi: [10.1103/PhysRev.87.835](https://doi.org/10.1103/PhysRev.87.835).
- [28] N. Ramungul, V. Khemka, T. P. Chow, M. Ghezzo, and J. W. Kretchmer, "Carrier lifetime extraction from a 6H-SiC high voltage p-i-n rectifier reverse recovery waveform," *Mater. Sci. Forum*, vol. 264, pp. 1065–1068, Feb. 1998. doi: [10.4028/www.scientific.net/MSF.264-268.1065](https://doi.org/10.4028/www.scientific.net/MSF.264-268.1065).
- [29] S. Selberherr, *Analysis and Simulation of Semiconductor Devices*. New York, NY, USA: Springer-Verlag, 1984. doi: [10.1007/978-3-7091-8752-4](https://doi.org/10.1007/978-3-7091-8752-4).
- [30] T. Ayalew, "SiC semiconductor devices technology, modeling, and simulation," Ph.D. dissertation, Inst. Microelectron., Technische Univ. Wien, Vienna, Austria, 2004. [Online]. Available: <http://www.iue.tuwien.ac.at/phd/ayalew/>
- [31] T. Aichinger, G. Rescher, and G. Pobegen, "Threshold voltage peculiarities and bias temperature instabilities of SiC MOSFETs," *Microelectron. Rel.*, vol. 80, pp. 68–78, Jan. 2018. doi: [10.1016/j.microrel.2017.11.020](https://doi.org/10.1016/j.microrel.2017.11.020).
- [32] C. Canali, G. Majni, R. Minder, and G. Ottaviani, "Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature," *IEEE Trans. Electron Devices*, vol. ED-22, no. 11, pp. 1045–1047, Nov. 1975. doi: [10.1109/T-ED.1975.18267](https://doi.org/10.1109/T-ED.1975.18267).
- [33] W. J. Schaffer, G. H. Negley, K. G. Irvine, and J. W. Palmour, "Conductivity anisotropy in epitaxial 6H and 4H SiC," *MRS Online Proc. Library Arch.*, vol. 339, p. 595, 1994. doi: [10.1557/PROC-339-595](https://doi.org/10.1557/PROC-339-595).