Modeling the Hysteresis of Current-Voltage Characteristics in 4H-SiC Transistors

Alexander Vasilev*††, Markus Jech*, Alexander Grill†, Gerhard Rzepa‡, Christian Schleich*††,
Alexander Makarov*, Gregor Pobegen§, Tibor Grasser* *Fellow, IEEE*, Michael Waltl*†† and Stanislav Tyaginov†*

††CDL for Single-Defect Spectroscopy at the Institute for Microelectronics at the TU Wien, Vienna, Austria

*Institute for Microelectronics, Technische Universität Wien, Vienna, Austria

†imec, Leuven, Belgium ‡GTS, Vienna, Austria §KAI GmbH, Villach, Austria

Abstract-4H-SiC MOSFETs exhibit a hysteresis of the transfer characteristics due to electrically active traps near the SiC/SiO₂ interface. Our measurements, conducted within the temperature range of 150-260 K revealed an interesting behavior, namely a notable decreasing hysteresis width towards higher T. During the up-sweep of gate voltage $V_{
m gs}$ curves are shifted towards higher gate voltages compared to the curves acquired at the down-sweep of V_{gs} . This implies that more traps are negatively charged at higher V_{gs} conditions, and we attribute this behavior to acceptor-like border traps in oxide having its charge transition level 0/-1 near the SiC conduction band edge. To model electron capture and emission events of these oxide traps, we use the non-radiative multiphonon model. We calculate the capture and the emission times. The temperature dependence of the latter is the dominant feature which decreases the hysteresis width with increasing T. Our modeling approach is capable of reproducing the hysteresis width over the measured T range with good accuracy.

Index Terms—Hysteresis, 4H-SiC, physical modeling, MOSFETs, non-radiative multiphonon model, border traps

I. INTRODUCTION

Although silicon carbide (SiC) possesses a number of unique properties, which renders it an excellent material for high-power electronics, the disadvantage of SiC is its border traps close to the SiC/SiO2 interface which deteriorates the channel mobility. [1]. Thus, the performance of fabricated SiC MOSFETs does not keep up with their hypothetical counterparts with idealized interfaces. A closely related issue typically observed in SiC devices, which stems from these border traps, is the hysteresis of current-voltage characteristics, see Figs. 1 and 3 [2,3]. Consequently, a physically sound modeling approach is a vital component of understanding border traps in SiC transistors and should help to elaborate measures on how to suppress it and improve device performance. Recent efforts focused on modeling reliability issues in SiC devices were intensed in bias temperature instability and traps mediated behavior of current-voltage characteristics [2, 4–14]. However, to the best of our knowledge, a physicsbased simulation framework, which captures the hysteresis in SiC devices, is still missing.

To accurately investigate this phenomenon we present a consistent physics based modeling approach that properly captures

International Integrated Reliability Workshop. Corresponding author: A. Vasilev (email: vasilev@iue.tuwien.ac.at)

the complex hysteresis behavior of 4H-SiC MOSFETs over a wide temperature range, and for positive gate voltage only.

II. DEVICES AND EXPERIMENT

The employed 4H-SiC device is of planar architecture with n⁺ poly gate. This device has a gate length of 7.5 μm and a SiO $_2$ thickness of $\sim\!50\,\mathrm{nm}$. A SiO $_2$ film was grown by chemical vapor deposition followed by a post oxidation anneal in an NO ambient. Transfer $I_\mathrm{d}-V_\mathrm{gs}$ characteristics (where I_d is the drain current) were measured at a fixed drain voltage of $V_\mathrm{ds}=0.1\,\mathrm{V}$. Gate voltage up and down-sweeps were performed within a range of 0-20 V, a step size of 0.8 V, and a rate of $\sim\!3.2\,\mathrm{V/s}$. Measurements were conducted for different temperatures within the range of 150-260 K, see Figs. 1 and 3.




Fig. 1: A series of $I_{\rm d}-V_{\rm gs}$ curves measured over a wide temperature range between 150 and 260 K using gate voltage up– and down–sweeps. A reference current of 10^{-7} A was used to determine the hysteresis width taking the up and down sweeps into account; their difference determines the hysteresis width $\Delta V_{\rm H}$.




Fig. 2: a) The band diagram with the charge transition level of the acceptor-like trap used in the model at $T = 260 \, \text{K}$, $V_{\rm gs} = 0 \, \text{V}$, b) the configuration coordinate diagram together with the schematic electron capture and emission reactions, c) the charge Q stored on a trap (in the elementary charge unit) as a function of $V_{\rm gs}$ for T = 150, 210, and 260 K. Thick lines represent the mean $Q(V_{\rm gs})$ curves.

The hysteresis width $\Delta V_{\rm H}$ was defined as the difference between the gate voltages which correspond to a reference drain current (of 10^{-7} A) measured at up- and down-sweeps (the extraction procedure is shown in Fig. 1, bottom panel). Fig. 3 depicts the obtained width $\Delta V_{\rm H}$ as a function of temperature T; one can see that $\Delta V_{\rm H}$ decreases with T. In other words, the hysteresis becomes more pronounced at lower T and negligible at high temperatures.




Fig. 3: Simulated vs. measured ΔV_H values as functions of temperature T.

III. THE MODELING FRAMEWORK

Fig. 1 (top panel) shows that the threshold voltage $V_{\rm th}$ shifts by 5 V towards lower gate voltage when the temperature increases. At low temperatures (Fig. 1, bottom panel) the current-voltage curves measured during the down-sweep exhibit a positive shift compared to the corresponding upsweep curves, thereby suggesting that the involved defects become more negatively charged with increasing $V_{\rm gs}$. We assume that the observed hysteresis originates from acceptorlike traps (with charge states 0/-1) located in the SiO₂ layer which can capture charge carriers from the SiC substrate [15]. At elevated temperatures, these traps are neutralized due to the T dependence of capture and, in particular, emission times. Therefore, the threshold voltage drift, i.e. the hysteresis width, reduces towards higher T. The trap levels are assumed to be normally distributed with a mean value of $\langle E_{\rm t} \rangle = 0.07 \ {\rm eV}$ above the SiC conduction band edge (the position of the charge transition level, see Fig. 2b) and a standard deviation of $\sigma_{\rm E} = 0.15$ eV.




Fig. 4: Schematic configuration coordinate diagram of the two-state non-radiative multiphonon model for describing capture k_{12} and emission k_{21} rates of individual traps.

The capture and emission times of each defect can be described by a two-state non-radiative multiphonon (NMP) model for two charge states which are represented by the potential energy surfaces $E_1(q)$ and $E_2(q)$ (where q is the configuration coordinate), and correspond two parabolas, see Fig. 4 [16, 17]. In this case state 1 corresponds to the minimum energy $E_{1,\min}$ when an electron is at the trap and equals the trap level, and state 2 corresponds to the minimum energy $E_{2,\min}$ when an electron is in the channel and conventionally equals conduction band edge, see Fig. 2b. When this trap system switches from state 1 to state 2, electrons are emitted to the channel with corresponding capture time τ_c and is determined by the barrier E_{12} . Opposite of this, when this trap system switches from state 2 to state 1, electrons are captured by the traps with corresponding emission time $au_{
m e}$ and is determined by the barrier E_{21} .

These energy barriers are given by the intersection point (IP) (Fig. 4) of the two trap states represented by $E_1(q)$ and $E_2(q)$ and described by equation (1) [17].

$$E_1(q) = E_{1,\min} + c_1(q - q_1)^2$$

$$E_2(q) = E_{2,\min} + c_2(q - q_2)^2$$

$$R^2 = \frac{c_1}{c_2}, \quad S = c_1(q_2 - q_1)^2$$
(1)

Where c_1 , c_2 are curvature, and q_1 , q_2 are configuration coordinate for each state of the system. The energy barriers


 E_{12} and E_{21} have been adjusted by changing the respective fundamental underlying parameters such as the relaxation energy S and the trap level $E_{\rm t}$. The number of traps $N_{\rm t}$ had been taken into account for the quantitative correct shift of $V_{\rm th}$ and the hysteresis width $\Delta V_{\rm H}$. Traps are randomly located from the SiC/SiO $_2$ interface to the 1 nm depth in oxide, and the parabolic curvature ratio R assumed constant, see Table I.

To calculate capture and emission times we used band edge approximation, see equation (2) [18].

$$\frac{1}{\tau_c} = k_{12} = n v_{th,n} \sigma_{0,n} \nu_n e^{-\frac{E_{12}}{k_B T}}$$

$$\frac{1}{\tau_e} = k_{21} = n v_{th,n} \sigma_{0,n} \nu_n e^{-\frac{E_{21}}{k_B T}}$$
(2)

Where n is electron concentration, $v_{th,n}$ is the thermal velocity, $\sigma_{0,n}$ is the effective capture cross section, ν_n is the tunneling factor, k_B is the Boltzmann constant.



Gate Voltage V_{gs} , V Fig. 5: Carrier concentrations in the channel at T = 150, 210 and 260 K.

TABLE I: Parameters for modeling.

Parameter	Value	Unit
Trap concentration, $N_{\rm t}$	10 ¹⁹	cm ⁻³
Trap distance from the interface, x_t	$0 \dots 1$	nm
Relaxation energy, $\langle S \rangle$, $\sigma_{\rm S}$	0.8 ± 0.1	eV
Parabolic curvature ratio, $\langle R \rangle$, $\sigma_{\rm R}$	1 ± 0.01	1
Trap level energy $\langle E_{\rm t} \rangle$, $\sigma_{E_{\rm t}}$	$E_{\rm C} + 0.07 \pm 0.15$	eV

Note that we do not aim to model a self-consistent response of the charged traps onto the electrostatics. Instead, we employ the charge sheet approximation, i.e. the effective gate voltage is calculated as a post processing step taking the total charge in the oxide layer into account. To model capture and emission, we employ the NMP model [17, 18] implemented in the device and circuit simulator MiniMOS-NT [19] used within the GTS framework [20].

IV. RESULTS AND DISCUSSIONS

Our simulated result of the hysteresis width together with measurement is shown in Fig. 3. One can see that the hysteresis width decreases when temperature increases. To explain this trend, we have calculated capture τ_c and emission τ_e times (in the two-state configuration of the NMP model they are equivalent to the reciprocal capture/emission rates [16, 17]) as

a function of the gate voltage and are described by (2), see Figs. 6 and 7. The electron capture and emission rates are determined by the energy barriers E_{12} and E_{21} , respectively, see Fig. 4. The asymmetry of those barriers introduces a disparity between the capture and the emission rates.

During the up-sweep, when $V_{\rm gs} < V_{\rm th}$ the barrier E_{12} is small, electrons are emitted to the channel (Fig. 6), and traps are neutralized. This behavior can be represented by the charge Q (normalized to the elementary charge) stored on a single trap plotted as a function of $V_{\rm gs}$, see Fig. 2c.

In strong inversion ($V_{\rm gs} > V_{\rm th}$), the conduction and valence band bends and the Fermi level partly "scans" the SiC band gap. At elevated T the electron concentration in the channel increases already at low gate voltages due to an enhanced carrier generation rate (Fig. 5), and electrons are captured by the traps, see Fig. 7. In this regime, electrons are stored on traps and the traps are predominantly in the -1 charge state, see Fig. 2c.

Whereas during the down-sweep electrons are captured by the traps but barrier E_{12} is small and they tend to be emitted back to the channel. At low temperature, the capture time is long and lies outside the measurement window (Fig. 6), and only a few electrons are stored on traps, see Fig. 2c dashed lines.





Fig. 6: Simulated capture time as functions of $V_{\rm gs}$ for three different temperatures, namely $T=150,\,210,\,$ and $260\,\rm K.$ The plot shows 20 selected traces (thin lines) together with the mean characteristics (thick lines) which take all defect configurations into account.



Gate Voltage $V_{\rm gs}$, VFig. 7: Simulated emission time as functions of $V_{\rm gs}$ for three different temperatures, namely $T=150,\,210,\,$ and $260\,{\rm K}.$

As can be seen in Fig. 2c, $V_{\rm gs}$ at which the charge transition process (0 \rightarrow -1 transition) occurs is decreased at higher T, leading to a decreasing asymmetry in the charge and discharge rates and, hence, a reduced hysteresis width.

The traps capture and emit electrons with substantially different rates (which are characterized by a broad dispersion). These traps are not in a quasi–equilibrium state within the experimental time window. At higher temperatures, during the down-sweep, the emission process has a shorter characteristic time (higher rate), as shown in Figs. 6 and 7, and the ratio of capture and emission time is small, therefore resulting in a narrower hysteresis width, see Fig. 3.

However, at low temperatures, during the down sweep, not all traps have already emitted their charges and some remain negatively charged because the capture time is longer than the emission time. The ratio between these times is large. Exactly this remnant charge is stored on traps (electrons which were not released) and is responsible for the large hysteresis width $\Delta V_{\rm H}$, see Fig. 3.

Finally, our modeling framework can capture the experimental dependency of the hysteresis width over the entire T range with good accuracy.

V. CONCLUSIONS

We showed that physical modeling of charge capture and emission by/from in pre–existing defects is capable of describing the observed transfer characteristic hysteresis of 4H-SiC transistors during gate voltage sweeps over a broad temperature range. The charging and discharging kinetics of the responsible acceptor–like traps, with 0/-1 charge transition levels around $\sim 0.07\,\mathrm{eV}$ above the SiC conduction band, has been described by applying the non–radiative multiphonon model. The ratio of the respective charge capture- and emission times is determined by the energy barriers E_{12} and E_{21} . The dependence of these barriers on T and V_{gs} determine the exhibition of the hysteresis. Furthermore, our approach is consistent with the observed temperature dependence of the hysteresis and capable of adequately capturing the changing width with temperature.

ACKNOWLEDGEMENTS

The financial support by the Austrian Federal Ministry for Digital and Economic Affairs and the National Foundation for Research, Technology and Development, and Austrian Science Fund (FWF), project No. 31204-N30 is gratefully acknowledged.

REFERENCES

- K. Shenai, R.S. Scott, B.J. Baliga, "Optimum Semiconductors for High-Power Electronics," in *IEEE Transactions on Electron Devices*, vol. 36, no. 9, pp. 1811–1823, 1989. DOI: 10.1109/16.34247
- [2] A. J. Lelis, D. Habersat, R. Green, A. Ogunniyi, M. Gurfinkel, J. Suehle, N. Goldsman, "Time Dependence of Bias-Stress-Induced SiC MOSFET Threshold-Voltage Instability Measurements," in *IEEE Transactions on Electron Devices*, vol. 55, no. 8, pp. 1835–1840, 2008. DOI: 10.1109/TED.2008.926672

- [3] G. Rescher, G. Pobegen, T. Aichinger and T. Grasser, "On the subthreshold drain current sweep hysteresis of 4H-SiC nMOSFETs," in 2016 IEEE International Electron Devices Meeting (IEDM), December 2016, pp. 10.8.1–10.8.4. DOI: 10.1109/IEDM.2016.7838392
 [4] S. Potbhare, N. Goldsman, G. Pennington, J. M. McGarrity, A. Lelis,
- [4] S. Potbhare, N. Goldsman, G. Pennington, J. M. McGarrity, A. Lelis, "Characterization of 4H-SiC MOSFET Interface Trap Charge Density Using a First Principles Coulomb Scattering Mobility Model and Device Simulation," in *Proc. International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, September 2005, pp. 95–98. DOI: 10.1109/SISPAD.2005.201481
- [5] S. Potbhare, N. Goldsman, A. Lelis, J. M. McGarrity, F. B. McLean, D. Habersat, "A Physical Model of High Temperature 4H-SiC MOS-FETs," in *IEEE Transactions on Electron Devices*, vol. 55, no. 8, pp. 1835–1840, 2008. DOI: 10.1109/TED.2008.926665
- [6] V. Uhnevionak, A. Burenkov, Ch. Strenger, V. Mortet, E. Bedel-Pereira, F. Cristiano, A.J. Bauer, P. Pichler, "Verification of Near-Interface Traps Models by Electrical Measurements on 4H-SiC n-channel MOSFETs," in *Materials Science Forum*, vol. 740, pp.533–536, 2013. DOI: 10.4028/www.scientific.net/MSF.740-742.533
- [7] V. Uhnevionak, A. Burenkov, Ch. Strenger, G. Ortiz, E. Bedel-Pereira, F. Cristiano, A.J. Bauer, P. Pichler, "Comprehensive Study of the Electron Scattering Mechanisms in 4H–SiC MOSFETs," in *IEEE Transactions on Electron Devices*, vol. 62, no. 8, pp. 2562–2570, 2015. DOI: 10.1109/TED.2015.2447216
- [8] M. Hasanuzzaman, S.K. Islam, L.M. Tolbert, M.T. Alam, "Temperature dependency of MOSFET device characteristics in 4H- and 6H-silicon carbide (SiC)," in *Solid-State Electronics*, vol. 48, no. 10-11, pp. 1877– 1881, 2004. DOI: https://doi.org/10.1016/j.sse.2004.05.029
- [9] M. Hasanuzzaman, S.K. Islam, L.M. Tolbert, "Effects of temperature variation (300–600 K) in MOSFET modeling in 6H–silicon carbide," in *Solid-State Electronics*, vol. 48, no. 1, pp. 125–132, 2004. DOI: https://doi.org/10.1016/S0038-1101(03)00293-4
- [10] S. E. Tyaginov, M. Jech, G. Rzepa, A. Grill, A.-M. El-Sayed, G. Pobegen, A. Makarov, T. Grasser, "Border Trap Based Modeling of SiC Transistor Transfer Characteristics," in 2018 International Integrated Reliability Workshop (IIRW), October 2018, pp. 1–5. DOI: 10.1109/IIRW.2018.8727083
- [11] A. Lelis, R. Green, D. Habersat, "Effect of Threshold-Voltage Instability on SiC Power MOSFET High-Temperature Reliability," in ECS Transactions, vol. 41, no. 8, pp. 203–214, 2011. DOI: 10.1109/IRWS.2008.4796090
- [12] A.J. Lelis, R. Green, D. Habersat, M. El, "Basic Mechanisms of Threshold-Voltage Instability and Implications for Reliability Testing of SiC MOSFETs," in *IEEE Transactions on Electron Devices*, vol. 62, no. 2, pp.316–323, 2015. DOI: 10.1109/TED.2014.2356172
- [13] R. Green, A.J. Lelis, D. Habersat, "Threshold-voltage Bias-temperature Instability in Commercially-available SiC MOSFETs," in *Japanese Journal of Applied Physics*, vol. 55, no. 4S, pp. 04EA03, 2016. DOI: 10.7567/jjap.55.04ea03
- [14] C. Schleich, J. Berens, G. Rzepa, G. Pobegen, G. Rescher, S. Tyaginov, T. Grasser, M. Waltl, "Physical Modeling of Bias Temperature Instabilities in SiC MOSFETs," in 2019 IEEE International Electron Devices Meeting (IEDM), December 2019, pp. 20.5.1–20.5.4. DOI: 10.1109/IEDM19573.2019.8993446
- [15] F. Devynck, A. Alkauskas, P. Broqvist, A. Pasquarello, "Charge transition levels of carbon-, oxygen-, and hydrogen-related defects at the SiC/SiO₂ interface through hybrid functionals," in *Physical Review B*, vol. 84, pp. 235320, 2011. DOI: 10.1103/PhysRevB.84.235320
- [16] T. Grasser, H. Reisinger, P. Wagner, F. Schanovsky, W. Goes, B. Kaczer, "The time dependent defect spectroscopy (TDDS) for the characterization of the bias temperature instability," in 2010 IEEE International Reliability Physics Symposium, May 2010, pp. 16-25. DOI: 10.1109/IRPS.2010.5488859
- [17] T. Grasser, "Stochastic charge trapping in oxides: From random telegraph noise to bias temperature instabilities," in *Microelectronics Reliability*, vol. 52, no. 1, pp. 39–70, 2012. DOI: 10.1016/j.microrel.2011.09.002
- [18] G. Rzepa, J. Franco, B. OSullivan, A. Subirats, M. Simicic, G. Hellings, P. Weckx, M. Jech, T. Knobloch, M. Waltl, P.J. Roussel, D. Linten, B. Kaczer, T. Grasser, "Comphy–A compact-physics framework for unified modeling of BTI," in *Microelectronics Reliability*, vol. 85, pp. 49–65, 2018. DOI: 10.1016/j.microrel.2018.04.002
- [19] T. Binder, K. Dragosits, T. Grasser, et al., "MINIMOS-NT User's Guide," in *Institut für Mikroelektronik*, vol. 85, pp. 49–65, 1998.
- [20] in http://www.globaltcad.com/en/products/minimos-nt.html.