next up previous contents
Next: Curriculum Vitae Up: Dissertation Grasser Previous: D1.6 Full versus Partial

Bibliography

1
P. Antognetti and G. Massobrio.
Semiconductor Device Modeling with SPICE.
McGraw-Hill, 1988.

2
G. Baccarani and M.R. Wordeman.
An Investigation of Steady-State Velocity Overshoot in Silicon.
Solid-State Electron., 28(4):407-416, 1985.

3
K. Blotekjaer.
Transport Equations for Electrons in Two-Valley Semiconductors.
IEEE Trans.Electron Devices, ED-17(1):38-47, 1970.

4
H. Brech.
Optimization of GaAs Based High Electron Mobility Transistors by Numerical Simulation.
Dissertation, Technische Universität Wien, 1998.

5
D.M. Caughey and R.E. Thomas.
Carrier Mobilities in Silicon Empirically Related to Doping and Field.
Proc.IEEE, 52:2192-2193, 1967.

6
J. Demel.
JANAP - Ein Programm zur Simulation von elektrischen Netzwerken.
Dissertation, Technische Universität Wien, 1989.

7
C.H. Diaz, S.M. Kang, and C. Duvvury.
Modeling of Electrical Overstress in Integrated Circuits.
Kluwer, 1995.

8
G. Digele, S. Lindenkreuz, and E. Kasper.
Fully Coupled Dynamic Electro-Thermal Simulation.
IEEE Trans.VLSI Systems, 5(3):250-257, 1997.

9
S.W. Director.
Circuit Theory: A Computational Approach.
Wiley, New-York, 1975.

10
M. Driessen and H.A. van der Vorst.
Bi-CGSTAB in Semiconductor Modeling.
In W. Fichtner and D. Aemmer, editors, Simulation of Semiconductor Devices and Processes, pages 45-54, Konstanz, 1991. Hartung-Gorre.

11
S.H.K. Embabi.
Digital BiCMOS Integrated Circuit Design.
Kluwer, 1993.

12
W. Engl, R. Laur, and H.K. Dirks.
MEDUSA - A Simulator for Modular Circuits.
IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems, 1(2):85-93, 1982.

13
W.L. Engl and H. Dirks.
Numerical Device Simulation Guided by Physical Approaches.
In B.T. Browne and J.J. Miller, editors, Numerical Analysis of Semiconductor Devices and Integrated Circuits, volume I, pages 65-93, Dublin, 1979. Boole Press.

14
W.L. Engl and H. Dirks.
Functional Device Simulation by Merging Numerical Building Blocks.
In B.T. Browne and J.J. Miller, editors, Numerical Analysis of Semiconductor Devices and Integrated Circuits, volume II, pages 34-62, Dublin, 1981. Boole Press.

15
C. Fischer.
Bauelementsimulation in einer computergestützten Entwurfsumgebung.
Dissertation, Technische Universität Wien, 1994.
http://www.iue.tuwien.ac.at.

16
M.V. Fischetti.
Monte Carlo Simulation of Transport in Technologically Significant Semiconductors of the Diamond and Zinc-Blende Structures-Part I: Homogeneous Transport.
IEEE Trans.Electron Devices, 38(3):634-649, 1991.

17
A.F. Franz, G.A. Franz, S. Selberherr, C. Ringhofer, and P. Markowich.
Finite Boxes - A Generalization of the Finite Difference Method Suitable for Semiconductor Device Simulation.
IEEE Trans.Electron Devices, ED-30(9):1070-1082, 1983.

18
K. Fukahori and P.R. Gray.
Computer Simulation of Integrated Circuits in the Presence of Electrothermal Interaction.
IEEE J.Solid-State Circuits, SC-11(6):834-846, 1976.

19
T. Grasser.
Ein Kontaktmodell zur Simulation von Poly-Emitter-Bipolar-Transistoren.
Diplomarbeit, Technische Universität Wien, 1995.

20
T. Grasser, H. Kosina, and S. Selberherr.
Consistent Comparison of Drift-Diffusion and Hydro-Dynamic Device Simulation.
In Simulation of Semiconductor Processes and Devices, Kyoto, 1999.

21
T. Grasser, V. Palankovski, G. Schrom, and S. Selberherr.
Hydrodynamic Mixed-Mode Simulation.
In K. De Meyer and S. Biesemans, editors, Simulation of Semiconductor Processes and Devices, pages 247-250. Springer, Wien, New York, 1998.

22
T. Grasser, R. Strasser, M. Knaipp, K. Tsuneno, H. Masuda, and S. Selberherr.
Calibration of a Mobility Model for Quartermicron CMOS Devices.
In R. Zobel and D. Moeller, editors, 12th European Simulation Multiconference - Simulation: Past, Present and Future, pages 75-77, Manchester, UK, 1998. Society for Computer Simulation.

23
T. Grasser, R. Strasser, M. Knaipp, K. Tsuneno, H. Masuda, and S. Selberherr.
Device Simulator Calibration for Quartermicron CMOS Devices.
In K. De Meyer and S. Biesemans, editors, Simulation of Semiconductor Processes and Devices, pages 93-96. Springer, Wien, New York, 1998.

24
T. Grasser, K. Tsuneno, H. Masuda, and S. Selberherr.
Mobility Parameter Tuning for Device Simulation.
In A. Touboul, Y. Danto, J.-P. Klein, and H. Grünbacher, editors, 28th European Solid-State Device Research Conference, pages 336-339, Bordeaux, France, 1998. Editions Frontieres.

25
P.R. Gray and R.G. Meyer.
Analysis and Design of Analog Integrated Circuits.
Wiley, 1993.

26
M. Gritsch.
Implementation of a Non-Parabolic Energy-Transport Model.
Diplomarbeit, Technische Universität Wien, 1999.

27
H.K. Gummel.
A Self-Consistent Iterative Scheme for One-Dimensional Steady State Transistor Calculations.
IEEE Trans.Electron Devices, ED-11:455-465, 1964.

28
H.K. Gummel and S. Selberherr.
Private Communication, 1987.

29
W. Hänsch and M. Miura-Mattausch.
The Hot-Electron Problem in Small Semiconductor Devices.
J.Appl.Phys., 60(2):650-656, 1986.

30
W. Hänsch, M. Orlowski, and W. Weber.
The Hot-Electron Problem in Submicron MOSFET.
In J.-P. Nougier and D. Gasquet, editors, 18th European Solid State Device Research Conference, volume 49 of Journal de Physique, pages 597-606, Les Ulis Cedex, France, 1988. les éditions de physique.

31
C.W. Ho, A.E. Ruehli, and P.A. Brennan.
The Modified Nodal Approach to Network Analysis.
IEEE Trans.Circuits and Systems, CAS-22(6):504-509, 1975.

32
C.W. Ho, D.A. Zein, A.E. Ruehli, and P.A. Brennan.
An Algorithm for DC Solutions in an Experimental General Purpose Interactive Circuit Design Program.
IEEE Trans.Circuits and Systems, CAS-24(8):416-421, 1971.

33
IBM.
Advanced Statistical Analysis Program (ASTAP), Program Reference Manual.
Technical Report SH20-1118-0, IBM, 1973.

34
ISE Integrated Systems Engineering.
ISE TCAD Manuals vol. 4, release 4, 1997.

35
G. Kaiblinger-Grujin, T. Grasser, and S. Selberherr.
A Physically-Based Electron Mobility Model for Silicon Device Simulation.
In K. De Meyer and S. Biesemans, editors, Simulation of Semiconductor Processes and Devices, pages 312-215. Springer, Wien, New York, 1998.

36
M. Knaipp.
Modellierung von Temperatureinflüssen in Halbleiterbauelementen.
Dissertation, Technische Universität Wien, 1998.
http://www.iue.tuwien.ac.at.

37
M. Knaipp, T. Grasser, and S. Selberherr.
A Physically Based Substrate Current Simulation.
In 27th European Solid-State Device Research Conference, pages 196-199, Stuttgart, Germany, 1997. Editions Frontieres.

38
S.S. Lee and D.J. Allstot.
Electrothermal Simulation of Integrated Circuits.
IEEE J.Solid-State Circuits, 28(12):1283-1292, 1993.

39
K. Mayaram and D.O. Pederson.
Coupling Algorithms for Mixed-Level Ciruit and Device Simulation.
IEEE Trans.Computer-Aided Design, 11(8):1003-1012, 1992.

40
J.R.F. McMacken and S.G. Chamberlain.
CHORD: A Modular Semiconductor Device Simulation Development Tool Incorporating External Network Models.
IEEE Trans.Computer-Aided Design, 8(8):826-836, 1989.

41
R. Mlekus.
Object-Oriented Algorithm and Model Management in TCAD Applications.
Dissertation, Technische Universität Wien, 1999.
http://www.iue.tuwien.ac.at.

42
P.C. Munro and F.Q. Ye.
Simulating the Current Mirror with a Self-Heating BJT Model.
IEEE J.Solid-State Circuits, 26(9):1321-1324, 1991.

43
L.W. Nagel.
SPICE2: A Computer Program to Simulate Semiconductor Circuits.
Technical Report UCB/ERL M520, University of California, Berkeley, 1975.

44
B. Neinhüs, P. Graf, S. Decker, and B. Meinerzhagen.
Examination of Transient Drift-Diffusion and Hydrodynamic Modeling Accuracy for SiGe HBTs by 2D Monte-Carlo Device Simulation.
In 27th European Solid-State Device Research Conference, pages 188-191, Stuttgart, Germany, 1997. Editions Frontieres.

45
K. Nemeth.
On the Analysis of Nonlinear Resistive Networks Considering the Effect of Temperature.
IEEE J.Solid-State Circuits, 1(1):550-552, 1976.

46
V. Palankovski, T. Grasser, and S. Selberherr.
SiGe HBT in Mixed-Mode Device and Circuit Simulation.
In WOCSDICE, pages 145-146, Berlin, 1998.

47
M.R. Pinto.
PISCES IIB.
Stanford University, 1985.

48
M. Reiser.
A Two-Dimensional Numerical FET Model for DC, AC, and Large-Signal Analysis.
IEEE Trans.Electron Devices, ED-20:35-44, 1973.

49
J.G. Rollins and J. Choma.
Mixed-Mode PISCES-SPICE Coupled Circuit and Device Solver.
IEEE Trans.Computer-Aided Design, 7:862-867, 1988.

50
M. Rottinger, T. Simlinger, and S. Selberherr.
Two-dimensional transient simulation of charge-coupled devices using MINIMOS NT.
In H. Ryssel and P. Pichler, editors, Simulation of Semiconductor Devices and Processes, volume 6, pages 440-443, Wien, 1995. Springer.

51
H. Schaumburg.
Halbleiter.
Teubner Stuttgart, 1991.

52
G. Schrom.
Ultra-Low-Power CMOS Technology.
Dissertation, Technische Universität Wien, 1998.
http://www.iue.tuwien.ac.at.

53
H.W. Schüßler.
Netzwerke, Signale und Systeme 1.
Springer, 1991.

54
K. Seeger.
Semiconductor Physics.
Springer, Berlin, Heidelberg, New York, London, Paris, Tokyo, 1989.

55
S. Selberherr.
Zweidimensionale Modellierung von MOS-Transistoren.
Dissertation, Technische Universität Wien, 1981.

56
S. Selberherr.
Analysis and Simulation of Semiconductor Devices.
Springer, 1984.

57
S. Selberherr, W. Hänsch, M. Seavey, and J. Slotboom.
The Evolution of the MINIMOS Mobility Model.
Solid-State Electron., 33(11):1425-1436, 1990.

58
S. Selberherr, A. Schütz, and H.W. Pötzl.
MINIMOS--A Two-Dimensional MOS Transistor Analyzer.
IEEE Trans.Electron Devices, ED-27(8):1540-1550, 1980.

59
National Semiconductors.
Product Folder.
http://www.nsc.com/pf/LM/LM709.html, April 1999.

60
B.J. Sheu, D.L. Scharfetter, P.K. Ko, and M.C. Jeng.
BSIM: Berkeley Short-Channel IGFET Model for MOS Transistors.
IEEE J.Solid-State Circuits, SC-22(4):558-566, 1987.

61
T. Simlinger.
Simulation von Heterostruktur-Feldeffekttransistoren.
Dissertation, Technische Universität Wien, 1996.
http://www.iue.tuwien.ac.at.

62
T. Simlinger, R. Deutschmann, C. Fischer, H. Kosina, and S. Selberherr.
Two-Dimensional Hydrodynamic Simulation of High Electron Mobility Transistors Using a Block Iterative Scheme in Combination with Full Newton Method.
In G.L. Baldwin, Z. Li, C.C. Tsai, and J. Zhang, editors, Fourth Int. Conf. on Solid-State and Integrated-Circuit Technology, pages 589-591, Beijing, China, 1995.

63
T. Simlinger, M. Rottinger, and S. Selberherr.
A Method for Unified Treatment of Interface Conditions Suitable for Device Simulation.
In Simulation of Semiconductor Processes and Devices, pages 173-176, Cambridge, Massachusetts, 1997.

64
J.E. Solomon.
The Monolithic Op Amp: A Tutorial Study.
IEEE J.Solid-State Circuits, SC-9(6):314-332, 1974.

65
H. Spiro.
Simulation integrierter Schaltungen.
Oldenburg, 1990.

66
A. Stach.
Simulation von MOSFET-Schaltungen.
Diplomarbeit, Technische Universität Wien, 1995.

67
K. Starnberger.
Interpolationsbasierte Modellierung von MOS-Transistoren.
Diplomarbeit, Technische Universität Wien, 1996.

68
B. Stroustrup.
The C++ Programming Language.
Addison-Wesley, 1986.

69
Technology Modeling Associates, Inc., Palo Alto, CA.
TMA MEDICI, Two-Dimensional Device Simulation Program, Version 2.0, September 1994.

70
U. Tietze and C. Schenk.
Halbleiter-Schaltungstechnik.
Springer, Berlin, 1971.

71
R.L. Treadway.
DC Analysis of Current Mode Logic.
IEEE Circuits and Devices Magazine, pages 21-35, March 1989.

72
J. Vlach and K. Singhal.
Computer Methods for Circuit Analysis and Design.
Van Nostrand Reinhold, 1983.

73
W.T. Weeks, A.J. Jimenez, G.W. Mahoney, and D. Mehta.
Algorithms for ASTAP - A Network-Analysis Program.
IEEE Trans.Circuit Theory, CT-20(4):628-634, 1973.

74
N.H.E. Weste and K. Eshraghian.
Principles of CMOS VLSI Design.
Addison Wesley, second edition, 1993.

75
A. Wolf.
Automatic Binding of SPICE Models to MINIMOS-NT.
Diplomarbeit, Technische Universität Wien, 1999.

76
Z. Yu, R.W. Dutton, and M. Vanzi.
An Extension to Newton's Method in Device Simulators - On an Efficient Algorithm to Evaluate Small-Signal Parameters and to Predict Initial Guess.
IEEE Trans.Computer-Aided Design, CAD-6(1):41-45, 1987.



Tibor Grasser
1999-05-31