1As for extremely thin oxides (≤ 1.5nm  ) direct tunneling occurs between the gate and the interface [52, 93], 3nm  thick SiO2  -dielectrics are used to avoid these tunneling currents.