Literaturverzeichnis

Ake87

L.A. AKERS, M. SUGINO, AND J.M. FORD. Characterization of the Inverse-Narrow-Width Effect. IEEE Trans.Electron Devices, Vol. ED-34, No. 12, 1987, pp. 2476-2484.

Alv88

A.R. ALVAREZ, B.L. ABDI, D.L. YOUNG, H.D. WEED, J. TEPLIK, AND E.R. HERALD. Application of Statistical Design and Response Surface Methods to Computer-Aided VLSI Device Design. IEEE Trans.Computer-Aided Design, Vol. CAD-7, No. 2, 1988, pp. 272-288.

Ant88

P. ANTOGNETTI AND G. MASSOBRIO. Semiconductor Device Modeling with SPICE. McGraw-Hill, 1988.

Aok87

Y. AOKI, H. MASUDA, S. SHIMADA, AND S. SATO. A New Design-Centering Methodology for VLSI Device Development. IEEE Trans.Computer-Aided Design, Vol. CAD-6, No. 3, 1987, pp. 452-461.

Aok92

M. AOKI, T. ISHII, T. YOSHIMURA, Y. KIYOTA, S. IIJIMA, T. YAMANAKA, T. KURE, K. OHYU, T. NISHIDA, S. OKAZAKI, K. SEKI, AND K. SHIMOHIGASHI. Design and Performance of 0.1-m CMOS Devices Using Low-Impurity-Channel Transistors (LICT's). IEEE Electron Device Lett., Vol. EDL-13, No. 1, 1992, pp. 50-52.

Axe93

V. AXELRAD, Y. GRANIK, AND R. JEWELL. CAESAR: The Virtual IC Factory as an Integrated TCAD User Environment. In: Fasching et al. [Fas93], pp. 293-307.

B0190

AUTOCAD Release 11 Reference Manual, 1990. Publication AC11RM.E1.

B0191

OSF/Motif Programmer's Guide, Release 1.1, 1991.

Bac88

Ed. by G. BACCARANI AND M. RUDAN. Simulation of Semiconductor Devices and Processes, Bologna, 1988, Vol. 3, Tecnoprint.

Bak89

F.K. BAKER, J.R. PFIESTER, T.C. MELE, H.-H. TSENG, P.J. TOBIN, J.D. HAYDEN, C.D. GUNDERSON, AND L.C. PARILLO. The Influence of Flourine on Threshold Voltage Instabilities in Polysilicon Gated p-Channel MOSFETs. In Int.Electron Devices Meeting, 1989, pp. 443-446.

BAM89

INSTITUTE FOR MICROELECTRONICS, TECHNICAL UNIVERSITY OF VIENNA. BAMBI 2.1 - Basic Analyser of MOS and Bipolar Devices. Vienna, 1989.

Bar90

T. BARNES. SKILL: A CAD System Extension Language. In Proc.Design Automation Conference, 1990, Vol. 27, pp. 266-271.

Bar91

Extension Language: Core Language Selection. Technical Report, CAD Framework Initiative, Austin, TX, 1991. Document Number ARCH-91-G-1.

Bar92

T.J. BARNES, D. HARRISON, A.R. NEWTON, AND R.L. SPICKELMIER. Electronic CAD Frameworks. Kluwer, 1992.

Bau93a

A. BAUER, H. NOLL, AND H. PIMINGSTORFER. Hot Carrier Suppression for an Optimized 10V CMOS Process. In: Selberherr et al. [Sel93], pp. 221-224.

Bau93b

A. BAUER, H. NOLL, AND H. PIMINGSTORFER. Optimizing Reliability of a 10V CMOS Process Using Process and Device Simulation. In Proc.IASTED Modelling and Simulation, Pittsburgh, 1993, Ed. by M.H. HAMZA, pp. 229-233.

Bet89

D.M. BETZ. XLISP: An Object-Oriented Lisp, Version 2.1, 1989.

Bon88

D.S. BONING AND D.A. ANTONIADIS. A Workstation Approach to IC Process and Device Design. IEEE Trans.Design and Test of Computers, Vol. 5, No. 4, 1988, pp. 36-47.

Bon90

Technology CAD Framework Architecture. Technical Report, The TCAD Framework Architecture Committee, Semiconductor Research Corperation, 1990. Memorandum S90013.

Bon91a

D.S. BONING, M.L. HEYTENS, AND A.S. WONG. The Intertool Profile Interchange Format: An Object-Oriented Approach. IEEE Trans.Computer-Aided Design, Vol. 10, No. 9, 1991, pp. 1150-1156.

Bon91b

DUANE S. BONING. Semiconductor Process Design: Representation, Tools, and Methodologies. PhD thesis, Massachusetts Institute of Technology, 1991.

Bon92

D.S. BONING, M.B. MCILRATH, P. PENFIELD JR., AND E.M. SACHS. A General Semiconductor Process Modeling Framework. IEEE Trans.Semiconductor Manufacturing, Vol. 5, No. 4, 1992, pp. 266-280.

Bre79

J.R. BREWS. Subthreshold Behavior of Uniformly and Nonuniformly Doped Long-Channel MOSFET. IEEE Trans.Electron Devices, Vol. ED-26, No. 9, 1979, pp. 1282-1291.

Bus86

M. BUSHNELL. ULYSSES - An Expert-System Based VLSI Design Environment. PhD thesis, Carnegie Mellon University, 1986.

Bus89

M. BUSHNELL AND S.DIRECTOR. Automated Design Tool Execution in the Ulysses Design Environment. IEEE Trans.Computer-Aided Design, Vol. CAD-8, No. 3, 1989, pp. 279-287.

Car92

R. CARTUYVELS, R. BOOTH, L. DUPAS, AND K. DEMEYER. Process Technology Optimization Using An Integrated Process and Device Simulation Sequencing System. In Proc.ESSDERC, 1992, pp. 507-510.

CFI91

CFI Extension Language Selection Document. Austin, TX, 1991. Document Number 87.

CFI93

The CAD Framework Initiative: Enabling CAD Tool Integration. Austin, 1993.

Cha87

T.Y. CHAN, A.T. WU, P.K. KO, AND C. HU. Effects of Gate-to-Drain/Source Overlap on MOSFET Characteristics. IEEE Electron Device Lett., Vol. EDL-8, No. 7, 1987, pp. 326-328.

Cha92

W.H. CHANG, B. DAVARI, M.R. WORDEMAN, Y. TAUR, C.C.H. HSU, AND M.D. RODRIGUEZ. A High-Performance CMOS Technology: I - Design and Characterization. IEEE Trans.Electron Devices, Vol. 39, No. 4, 1992, pp. 959-966.

Che86

J.Y. CHEN. CMOS - The Emerging VLSI Technology. IEEE Circuits and Devices Mag., No. 3, 1986, pp. 16-31.

Che88

M.-L. CHEN, C.-W. LEUNG, W.T. COCHRAN, W. JüNGLING, C. DZIUBA, AND T. YANG. Suppression of Hot-Carrier Effects in Submicrometer CMOS Technology. IEEE Trans.Electron Devices, Vol. CAD-35, No. 12, 1988, pp. 2210-2220.

Chi92

GOOWIN CHIN. Circuit-Oriented IC Technology Simulation - Information Models and Integration Frameworks. Technical Report, Integrated Circuits Laboratory, Stanford University, 1992. Technical Report No. ICL92-015.

Chu91

J.E. CHUNG, M. JENG, J.E. MOON, P. KO, AND CH. HU. Performance and Reliability Design Issues for Deep-Submicrometer MOSFET's. IEEE Trans.Electron Devices, Vol. 38, No. 3, 1991, pp. 545-554.

CIF79

Caltech Intermediate Format, 1979. Mask-Level Layout Description.

Col90

D.C. COLE, E.M. BUTURLA, S.S. FURKAY, K. VARAHRAMYAN, J. SLINKMAN, J.A. MANDELMAN, D.P. FOTY, O. BULA, A.W. STRONG, J.W. PARK, T.D. LINTON JR., J.B. JOHNSON, M.V. FISCHETTI, S.E. LAUX, P.E. COTTRELL, H.G. LUSTIG, F. PILEGGI, AND D. KATCOFF. The Use of Simulation in Semiconductor Technology Development. Solid-State Electron., Vol. 33, No. 6, 1990, pp. 591-623.

Cor88

C.H. CORBEX, A.F. GERODOLLE, S.P. MARTIN, AND A.R. PONCET. Data Structuring for Process and Device Simulations. IEEE Trans.Computer-Aided Design, Vol. CAD-7, No. 4, 1988, pp. 489-500.

Dan91

J. DANIELL AND S.W. DIRECTOR. An Object Oriented Approach to CAD Tool Control. IEEE Trans.Computer-Aided Design, Vol. 10, No. 6, 1991, pp. 698-713.

Dut93a

R.W. DUTTON AND R.J.G. GOOSSENS. Technology CAD at Stanford University: Physics, Algorithms, Software, and Applications. In: Fasching et al. [Fas93], pp. 113-130.

Dut93b

R.W. DUTTON AND Z. YU. Technology CAD: Computer Simulation of IC Processes and Devices. Kluwer, 1993.

Duv88

S.G. DUVALL. An Interchange Format for Process and Device Simulation. IEEE Trans.Computer-Aided Design, Vol. CAD-7, No. 7, 1988, pp. 741-754.

Fas91a

F. FASCHING, C. FISCHER, S. HALAMA, H. PIMINGSTORFER, H. READ, S. SELBERHERR, H. STIPPEL, P. VERHAS, AND K. WIMMER. An Integrated Technology CAD Environment. In Proc.VLSI Technology, Systems and Applications Symposium, Taipeh, 1991, pp. 147-151.

Fas91b

F. FASCHING, C. FISCHER, S. HALAMA, H. PIMINGSTORFER, H. READ, S. SELBERHERR, H. STIPPEL, W. TUPPA, P. VERHAS, AND K. WIMMER. A New Open Techology CAD System. Microelectronic Engineering, 1991, pp. 217-220.

Fas91c

F. FASCHING, C. FISCHER, S. SELBERHERR, H. STIPPEL, W. TUPPA, AND H. READ. A PIF Implementation for TCAD Purposes. In: Fichtner and Aemmer [Fic91], pp. 477-482.

Fas93

Ed. by F. FASCHING, S. HALAMA, AND S. SELBERHERR. Technology CAD Systems, Vienna, 1993, Springer.

Fason

F. FASCHING, W. TUPPA, AND S. SELBERHERR. VISTA - The Data Level. IEEE Trans.Computer-Aided Design, 1994 (in publication).

Fic88

W. FICHTNER. Process Simulation. In: Sze [Sze88], 1988, Ch. 10, pp. 422-465.

Fic91

Ed. by W. FICHTNER AND D. AEMMER. Simulation of Semiconductor Devices and Processes, Konstanz, 1991, Vol. 4, Hartung-Gorre.

Fra85

A.F. FRANZ AND G.A. FRANZ. BAMBI - A Design Model for Power MOSFET's. IEEE Trans.Computer-Aided Design, Vol. CAD-4, No. 3, 1985, pp. 177-189.

Gol89a

R.E. GOLDENBERG AND L.J. KENAH. VMS Internals and Data Structures, Vol. 1. Digital Press, 1989.

Gol89b

R.E. GOLDENBERG AND L.J. KENAH. VMS Internals and Data Structures, Vol. 2. Digital Press, 1989.

Gou91

P.A. GOUGH, M.K. JOHNSON, P. WALKER, AND H. HERMANS. An Integrated Device Design Environment for Semiconductors. IEEE Trans.Computer-Aided Design, Vol. 10, No. 6, 1991, pp. 808-821.

Gou93

P.A. GOUGH. An Integrated Design Environment for Semiconductors. In: Fasching et al. [Fas93], pp. 131-146.

Gra93

T.P. GRAF, R.G. ASSINI, J.M. LEWIS, E.J. SHARPE, J.J. TURNER, AND M.C. WARD. HP Task Broker: A Tool for Distributing Computational Tasks. Hewlett-Packard Journal, Vol. 44, No. 4, 1993, pp. 15-22.

Hal92

S. HALAMA, F. FASCHING, H. PIMINGSTORFER, W. TUPPA, AND S. SELBERHERR. Consistent User Interface and Task Level Architecture of a TCAD System. In Proc.NUPAD IV, 1992, pp. 237-242.

Hal93

S. HALAMA, F. FASCHING, C. FISCHER, H. KOSINA, E. LEITNER, CH. PICHLER, H. PIMINGSTORFER, H. PUCHNER, G. RIEGER, G. SCHROM, T. SIMLINGER, M. STIFTINGER, H. STIPPEL, E. STRASSER, W. TUPPA, K. WIMMER, AND S. SELBERHERR. The Viennese Integrated System for Technology CAD Applications. In: Fasching et al. [Fas93], pp. 197-236.

Ham87

A. HAMADA, Y. IGURA, R. IZAWA, AND E. TAKEDA. Source/Drain Compensation Effects in Submicrometer LDD MOS Devices. IEEE Electron Device Lett., Vol. EDL-8, No. 9, 1987, pp. 398-400.

Hän91

W. HäNSCH, C. MAZURE, A. LILL, AND M.K. ORLOWSKI. Hot Carrier Hardness Analysis of Submicrometer LDD Devices. IEEE Trans.Electron Devices, Vol. ED-38, No. 3, 1991, pp. 512-517.

Har90

D.S. HARRISON, A.R. NETWON, R.L. SPICKELMIER, AND T.J. BARNES. Electronic CAD Frameworks. Proc.IEEE, Vol. 78, No. 2, 1990, pp. 393-417.

Hay91

J.D. HAYDEN, F.K. BAKER, S.A. ERNST, R.E. JONES, J. KLEIN, M. LIEN, T.F. MCNELLY, T.C. MELE, H. MENDEZ, B.Y. NGUYEN, L.C. PARILLO, W. PAULSON, J.R. PFIESTER, F. PINTCHOVSKI, Y.C. SEE, R.D. SIVAN, B.M. SOMERO, AND E.O. TRAVIS. A High-Performance Half-Micrometer Generation CMOS Technology for Fast SRAMs. IEEE Trans.Electron Devices, Vol. 38, No. 4, 1991, pp. 876-886.

Heg91

CH.J. HEGARTY. Process-Flow Specification and Dynamic Run Modification for Semiconductor Manufacturing. Technical Report UCB/ERL M91/40, University of California, Berkeley, 1991.

Ho83

C.P. HO, J.D. PLUMMER, S.E. HANSEN, AND R.W. DUTTON. VLSI Process Modeling - SUPREM III. IEEE Trans.Electron Devices, Vol. ED-30, No. 11, 1983, pp. 1438-1453.

Hob90

G. HOBLER, S. HALAMA, W. WIMMER, S. SELBERHERR, AND H. PöTZL. RTA-Simulations with the 2-D Process Simulator PROMIS. In Proc.NUPAD III, 1990, pp. 13-14.

Hoe85

E.E.E. HOEFER AND H. NIELINGER. Spice. Springer, 1985.

Hop93

P.J. HOPPER AND P.A. BLAKEY. The MASTER Framework. In: Fasching et al. [Fas93], pp. 275-292.

Hsu84

F.-C. HSU AND K.-Y CHIU. Evaluation of LDD MOSFET's based on Hot-Electron-Induced Degradation. IEEE Electron Device Lett., Vol. EDL-5, No. 5, 1984, pp. 162-164.

Hu85

C. HU, S.C. TAM, F.C. HSU, P.K. KO, T.Y. CHAN, AND K.W. TERRILL. Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement. IEEE Trans.Electron Devices, Vol. ED-32, No. 2, 1985, pp. 375-385.

Hua86

T. HUANG, W.W. YAO, R.A. MARTIN, A.G. LEWIS, M. KOYANAGI, AND J.Y CHEN. A novel Submicron LDD Transistor with Inverse-T Gate Structure. In Int.Electron Devices Meeting, 1986, pp. 742-745.

Hui85

J. HUI, F.-C. HSU, AND J. MOLL. A New Substrate and Gate Current Phenomenon in Short-Channel LDD and Minimum Overlap Devices. IEEE Electron Device Lett., Vol. EDL-6, No. 3, 1985, pp. 135-138.

Iwa93

M. IWASE ET AL. High-Performance 0.10- CMOS Devices operating at Room Temperature. IEEE Electron Device Lett., Vol. 14, No. 2, 1993, pp. 51-53.

Iza87a

R. IZAWA, T. KURE, S. IIJIMA, AND E. TAKEDA. The Impact of a Gate-Drain Overlapped LDD (GOLD) for deep Submicrometer VLSI's. In Int.Electron Devices Meeting, 1987, pp. 38-41.

Iza87b

R. IZAWA AND E. TAKEDA. The Impact of Drain Length and Gate-Drain/Source Overlap on Submicrometer LDD Devices for VLSI. IEEE Electron Device Lett., Vol. EDL-8, No. 10, 1987, pp. 480-482.

Iza88

R. IZAWA, T. KURE, AND E. TAKEDA. The Impact of a Gate-Drain Overlapped Device (GOLD) for deep Submicrometer VLSI. IEEE Trans.Electron Devices, Vol. ED-35, No. 12, 1988, pp. 2088-2093.

Jac90

H. JACOBS, W. HäNSCH, F. HOFMANN, W. JACOBS, M PAFFRATH, E. RANK, K. STEGER, AND U. WEINERT. SATURN - A Device Engineer's Tool for Optimizing MOSFET Performance and Lifetime. In Proc.NUPAD III, 1990, pp. 55-56.

Jac93

W. JACOBS. The SATURN Technology CAD System. In: Fasching et al. [Fas93], pp. 147-162.

Jai88

S. JAIN, W.T. COCHRAN, AND M.L. CHEN. Sloped-Junction LDD (SJLDD) MOSFET Structures for improved Hot-Carrier Reliability. IEEE Electron Device Lett., Vol. EDL-9, No. 10, 1988, pp. 539-541.

Jon93

S.K. JONES, C. LOMBARDI, A. PONCET, C. HILL, H. JAQUEN, J. LORENZ, C. LYDEN, K. DEMAYER, J.PELKA, M. RUDAN, AND S. SOLMI. STORM: A European Platform for Sub-Micron Technology Simulation and Optimization. In Proc.ESSDERC, 1993, pp. 505-512.

Kan91

K. KANBA, T. HORIUCHI, T. HOMMA, Y. MURAO, AND K. OKUMURA. A 7 Mask CMOS Technology Utilizing Liquid Phase Selective Oxide Deposition. In Int.Electron Devices Meeting, 1991, pp. 637-640.

Kat84

H. KATTO, K. OKUYAMA, S. MEGURO, R. NAGAI, AND S. IKEDA. Hot Carrier Degradation Modes and Optimization of LDD MOSFETs. In Int.Electron Devices Meeting, 1984, pp. 774-777.

Ken57

D.P. KENNEDY AND R.R. O'BRIEN. Avalanche Breakdown Characteristics of a Diffused p-n Junction. IEEE Trans.Electron Devices, Vol. ED-4, No. 1, 1957, p. 15.

Ker88

B.W. KERNIGHAN AND D.M. RITCHIE. The C Programming Language. Prentice-Hall, 1988.

Kne93

R.W. KNEPPER, J.B. JOHNSON, S. FURKAY, J. SLINKMAN, X. TIAN, E.M. BUTURLA, R. YOUNG, G. FIORENZA, R. LOGAN, Y.S. HUANG, R.R. O'BRIEN, C.S. MURTHY, P.C. MURLEY, J. PENG, H.H.K. TANG, G.R. SRINIVASAN, M.M. PELELLA, D.A. SUNDERLAND, J. MANDELMAN, D. LIEBER, E. FARRELL, AND M. KURASIC. Technology CAD at IBM. In: Fasching et al. [Fas93], pp. 25-62.

Ko86

P.K. KO, T.Y. CHAN, A.T. WU, AND C. HU. The Effects of Weak Gate-to-Drain(Source) Overlap on MOSFET Characteristics. In Int.Electron Devices Meeting, 1986, pp. 292-295.

Kob91

S. KOBARA. Visual Design with OSF/Motif. Addison-Wesley, 1991.

Koc85

S.G. KOCHAN AND P.H. WOOD. UNIX Shell Programming. Hayden, 1985.

Kri91

G. KRIEGER, R. SIKORA, P.P. CUEVAS, AND M.N. MISHELOFF. Moderately Doped NMOS (M-LDD)-Hot Electron and Current Drive Optimization. IEEE Trans.Electron Devices, Vol. CAD-38, No. 1, 1991, pp. 121-127.

Law88

M.E. LAW AND R.W. DUTTON. Verification of Analytic Point Defect Models Using Suprem-IV. IEEE Trans.Computer-Aided Design, Vol. CAD-7, No. 2, 1988, pp. 181-190.

Lif85

N. LIFSHITZ. Dependence of the Work-Function Difference Between the Polysilicon Gate and Silicon Substrate on the Doping Level in Polysilicon. IEEE Trans.Electron Devices, Vol. ED-32, No. 3, 1985, pp. 617-621.

Llo88

P. LLOYD, E.J. PRENDERGAST, AND K. SHINGHAL. Technology CAD for Competitive Products. In: Baccarani and Rudan [Bac88], pp. 111-126.

Llo90

P. LLOYD, H.K. DIRKS, E.J. PRENDERGAST, AND K. SINGHAL. Technology CAD for Competitive Products. IEEE Trans.Computer-Aided Design, Vol. 9, No. 11, 1990, pp. 1209-1216.

Llo93

P. LLOYD, C.C. MCANDREW, M.J. MCLENNAN, S. NASSIF, K. SINGHAL, KU. SINGHAL, P.M. ZEITZOFF, M.N. DARWISH, K. HARUTA, J.L. LENTZ, H. VUONG, M.R. PINTO, C.S. RAFFERTY, AND I.C. KIZILYALLI. Technology CAD at AT&. In: Fasching et al. [Fas93], pp. 1-24.

Lor93

J. LORENZ, C. HILL, H. JAOUEN, C. LOMBARDI, C. LYDEN, K. DE MEYER, J. PELKA, A. PONCET, M. RUDAN, AND S. SOLMI. The STORM Technology CAD System. In: Fasching et al. [Fas93], pp. 163-196.

Low89

K.K. LOW AND S.W. DIRECTOR. An Efficient Methodology for Building Macromodels of IC Fabrication Processes. IEEE Trans.Computer-Aided Design, Vol. CAD-8, No. 12, 1989, pp. 1299-1313.

Lue82

J.T. LUE. Theory of Schottky Barrier Heights of Amorphous MIS Solar Cells. Solid-State Electron., Vol. 25, No. 9, 1982, pp. 869-874.

Mal92

L. MALINIAK. CAD Frameworks Ride a Rough Road To Success. Electronic Design, 1992, pp. 36-42.

Mar87

J. MAR, K. BHARGAVAN, S.G. DUVALL, R. FIRESTONE, D.J. LUCEY, S.N. NANDGAONKAR, WU S., YU K.S., AND ZARBAKHSH F. EASE - An Application-Based CAD System for Process Design. IEEE Trans.Computer-Aided Design, Vol. CAD-6, No. 6, 1987, pp. 1032-1038.

Mar93

J. MAR. Technology CAD at Intel. In: Fasching et al. [Fas93], pp. 63-74.

Mas91a

H. MASUDA, J.-I. MANO, R. IKEMATSU, H. SUGIHARA, AND Y. AOKI. A Submicrometer MOS Transistor I-V Model for Circuit Simulation. IEEE Trans.Computer-Aided Design, Vol. CAD-10, No. 2, 1991, pp. 161-170.

Mas91b

H. MASUDA, F. OTSUKA, Y. AOKI, S. SATO, AND S. SHIMADA. Response Surface Methods for Submicron MOSFETs Characterization with Variable Transformation Technology. IEICE Trans., Vol. E-74, No. 6, 1991, pp. 1621-1633.

Mas93

H. MASUDA, H. PIMINGSTORFER, H. SATO, K. TSUNENO, K. ICHIKAWA, H. TOBE, H. MIYAZAWA, M. NAKAMURA, K. KAJIGAYA, O. TSUCHIYA, AND T. MATSUMOTO. Applied TCAD in Mega-Bits Memory Design. In: Selberherr et al. [Sel93], pp. 21-24.

Mat83

Y. MATSUMOTO, T. HIGUCHI, S. SAWADA, S. SHINOZAKI, AND O. OZAWA. Optimized and Reliable LDD Structure for NMOSFET based on Substrate Current Analysis. In Int.Electron Devices Meeting, 1983, pp. 392-395.

May87

K. MAYARAM, J.C. LEE, AND C. HU. A Model for the Electric Field in Lightly Doped Drain Structures. IEEE Trans.Electron Devices, Vol. ED-34, No. 7, 1987, pp. 1509-1518.

May91

N. MAYER. WINTERP: An Object-Oriented Rapid Prototyping, Development and Delivery Environment for Building User-Customizable Applications with the OSF/Motif UI Toolkit. Technical Report, Hewlett-Packard Laboratories, Palo Alto, 1991.

McC91

J. MCCORMACK, P. ASENTE, AND R.R. SWICK. X Toolkit Intrinsics - C Language Interface, 1991. X Window System, X Version 11, Release 5.

Mik86

H. MIKOSHIBA, T. HORIUCHI, AND K. HAMANO. Comparison of Drain Structures in n-Channel MOSFET's. IEEE Trans.Electron Devices, Vol. ED-33, No. 1, 1986, pp. 140-144.

Mil57

S.L. MILLER. Ionization Rates for Holes and Electrons in Silicon. Physical Review, Vol. 105, 1957, pp. 1246-1249.

MMO90

INSTITUTE FOR MICROELECTRONICS, TECHNICAL UNIVERSITY OF VIENNA. MINIMOS 5 User's Guide. Vienna, 1990.

Mur82

W.D. MURPHY, W.F. HALL, C.D. MALDONADO, AND S.A. LOUIE. MEMBRE: An Efficient Two-Dimensional Process Code for VLSI. COMPEL, Vol. 1, No. 4, 1982, pp. 219-239.

Neu93

A. NEUREUTHER, R. WANG, AND J. HELMSEN. Perspective on TCAD Integration at Berkeley. In: Fasching et al. [Fas93], pp. 75-82.

Nic82

E.H. NICOLLIAN AND J.R. BREWS. MOS (Metal Oxide Semiconductor) Physics and Technology. Wiley, 1982.

Nis93

K. NISHI AND J. UEDA. Technology CAD at OKI. In: Fasching et al. [Fas93], pp. 255-274.

Nye90

A. NYE AND T. O'REILLY. X Toolkit Intrisics Programming Manual. O'Reilly & Associates, 1990.

Ogu80

S. OGURA, P.J. TSANG, W.W. WALKER, D.L. CRITCHLOW, AND J.F. SHEPARD. Design and Characteristics of the Lightly Doped Drain-Source (LDD) Insulated Gate Field-Effect Transistor. IEEE Trans.Electron Devices, Vol. ED-27, No. 8, 1980, pp. 1359-1367.

Ogu81

S. OGURA, P.J. TSANG, W.W. WALKER, D.L. CRITCHLOW, AND J.F. SHEPARD. Elimination of Hot Electron Gate Current by the Lightly Doped Drain-Source Structure. In Int.Electron Devices Meeting, 1981, pp. 651-654.

Old79

W.G. OLDHAM, S.N. NANDGAONKAR, A.R. NEUREUTHER, AND M. O'TOOLE. A General Simulator for VLSI Lithography and Etching Processes: Part I-Application to Projection Lithography. IEEE Trans.Electron Devices, Vol. ED-26, No. 4, 1979, pp. 717-722.

Old80

W.G. OLDHAM, A.R. NEUREUTHER, C. SUNG, J.L. REYNOLDS, AND S.N. NANDGAONKAR. A General Simulator for VLSI Lithography and Etching Processes: Part II-Application to Deposition and Etching. IEEE Trans.Electron Devices, Vol. ED-27, No. 8, 1980, pp. 1455-1459.

O'R90

T. O'REILLY. X Window System User's Guide, Vol. 3. O'Reilly & Associates, 1990.

Orl89a

M.K. ORLOWSKI AND C. WERNER. Model for the Electric Fields in LDD MOSFET's - Part II: Field Distribution on the Drain Side. IEEE Trans.Electron Devices, Vol. ED-36, No. 2, 1989, pp. 382-391.

Orl89b

M.K. ORLOWSKI, C. WERNER, AND J.P. KLINK. Model for the Electric Fields in LDD MOSFET's - Part I: Field Peaks on the Source Side. IEEE Trans.Electron Devices, Vol. ED-36, No. 2, 1989, pp. 375-381.

Ous90

J.K. OUSTERHOUT. Tcl: An Embeddable Command Language. In 1990 Winter USENIX Conference Proceedings, 1990, pp. 133-146.

Ous91

J.K. OUSTERHOUT. An X11 Toolkit Based on the Tcl Language. In 1991 Winter USENIX Conference Proceedings, 1991, pp. 105-115.

PAI92

INSTITUTE FOR MICROELECTRONICS, TECHNICAL UNIVERSITY OF VIENNA. PIF Application Interface (PAI) Release. Vienna, 1992. Release 1.0.

Pet62

C.A. PETRI. Kommunikation mit Automaten. PhD thesis, Universität Bonn, 1962.

Pet91

C.D. PETERSON. Athena Widget Set - C Language Interface, 1991. X Window System, X Version 11, Release 5.

Pfi90

J.R. PFIESTER, F.K. BAKER, T.C. MELE, H.-H. TSENG, P.J. TOBIN, J.D. HAYDEN, C.D. GUNDERSON, AND L.C. PARILLO. The Effects of Boron Penetration on Polysilicon Gated PMOS Devices. IEEE Trans.Electron Devices, Vol. ED-37, No. 8, 1990, pp. 1842-1851.

Pic93a

CH. PICHLER AND S. SELBERHERR. Process Flow Representation within the VISTA Framework. In: Selberherr et al. [Sel93], pp. 25-28.

Pic93b

CH. PICHLER AND S. SELBERHERR. Rapid Semiconductor Process Design within the VISTA Framework: Integration of Simulation Tools. In Proc.IASTED Modelling and Simulation, Pittsburgh, 1993, Ed. by M.H. HAMZA, pp. 147-150.

Pim91a

H. PIMINGSTORFER, S. HALAMA, AND S. SELBERHERR. A TCAD Environment for Process and Device Engineering. In Proc.International Conference on VLSI and CAD 91, Seoul, 1991, pp. 280-283.

Pim91b

H. PIMINGSTORFER, S. HALAMA, S. SELBERHERR, K. WIMMER, AND P. VERHAS. A Technology CAD Shell. In: Fichtner and Aemmer [Fic91], pp. 409-416.

Pin85

M.R. PINTO. PISCES IIB. Stanford University, 1985.

Pri91

B. PRINCE. Semiconductor Memories. Wiley, 1991.

Pro88

R. PROBST. Open Look Toolkits. In SUN Technology, 1988, Vol. 1, pp. 76-86.

PRO89

INSTITUTE FOR MICROELECTRONICS, TECHNICAL UNIVERSITY OF VIENNA. PROMIS 1.5. Vienna, 1989.

Ree86

J. REES AND W. CLINGER. Revised Report on the Algorithmic Language SCHEME. ACM SigPLAN Notices, Vol. 21, No. 12, 1986.

Rho88

E.H. RHODERICK AND R.H. WILLIAMS. Metal-Semiconductor Contacts. Oxford Press, 1988.

San89a

J.J. SANCHEZ, K.K. HSUEH, AND T.A. DEMASSA. Drain-Engineered Hot-Electron-Resistant Device Structures: A Review. IEEE Trans.Electron Devices, Vol. ED-36, No. 6, 1989, pp. 1125-1132.

San89b

J.J. SANCHEZ, K.K. HSUEH, AND T.A. DEMASSA. Hot-Electron Resistant Device Processing and Design: A Review. IEEE Trans.Semiconductor Manufacturing, Vol. SM-2, 1989, pp. 1-8.

Sch88

R.W. SCHEIFLER, J. GETTYS, AND R. NEWMAN. X Window System: C Library and Protocol Reference. Digital, 1988.

Sch92a

E.W. SCHECKLER, A.S. WONG, R.H. WANG, G. CHIN, J.R. CAMANGA, A.R. NEUREUTHER, AND R.W. DUTTON. A Utility-Based Integrated System for Process Simulation. IEEE Trans.Computer-Aided Design, Vol. 11, No. 7, 1992, pp. 911-920.

Sch92b

A. SCHWERIN, W. BERGER, AND H. JACOBS. Self-Consistent Simulation of Hot-Carrier Damage Enhanced Gate Induced Drain Leakage. In Int.Electron Devices Meeting, 1992, pp. 543-546.

Sel80

S. SELBERHERR, A. SCHüTZ, AND H. PöTZL. MINIMOS - A Two-Dimensional MOS Transistor Analyzer. IEEE Trans.Electron Devices, Vol. ED-27, No. 8, 1980, pp. 1540-1550.

Sel82

S. SELBERHERR, A. SCHüTZ, AND H. PöTZL. Investigation of Parameter Sensitivity of Short Channel MOSFET's. Solid-State Electron., Vol. 25, 1982, pp. 85-90.

Sel90

S. SELBERHERR, W. HäNSCH, M. SEAVEY, AND J. SLOTBOOM. The Evolution of the MINIMOS Mobility Model. AEÜ, Vol. 44, No. 3, 1990, pp. 161-172.

Sel91

S. SELBERHERR, F. FASCHING, C. FISCHER, S. HALAMA, H. PIMINGSTORFER, H. READ, H. STIPPEL, P. VERHAS, AND K. WIMMER. The Viennese TCAD System. In Proc.VPAD, 1991, pp. 32-35.

Sel93

Ed. by S. SELBERHERR, H. STIPPEL, AND E. STRASSER. Simulation of Semiconductor Devices and Processes, 1993, Vol. 5, Springer.

Shi92

H. SHIN, A.F. TASCH, T.J. BORDELON, AND C.M. MAZIAR. MOSFET Drain Engineering Analysis for Deep-Submicrometer Dimensions: A New Structural Approach. IEEE Trans.Electron Devices, Vol. ED-39, No. 8, 1992, pp. 1922-1927.

Sim91

M.R. SIMPSON. PRIDE: An Integrated Design Environment for Semiconductor Device Simulation. IEEE Trans.Computer-Aided Design, Vol. 10, No. 9, 1991, pp. 1163-1174.

Sle92

D.J. SLEETER AND E.W. ENLOW. The Relationship of Holding Points and a General Solution for CMOS Latchup. IEEE Trans.Electron Devices, Vol. ED-39, No. 11, 1992, pp. 2592-2599.

Slo89

J.W. SLOTBOOM AND G. STREUTKER. The Mobility Model in MINIMOS. In Proc.ESSDERC, 1989, pp. 87-91.

Sta86

R. STALLMAN. GNU Emacs Manual, 1986.

Ste75

G.L. STEELE AND G.J. SUSSMAN. Scheme: An Interpreter for the Extended Lambda Calculus. Technical Report, MIT Artificial Intelligence Laboratory, 1975. Memo 349.

Ste90a

G.L. STEELE. Common Lisp: The Language, 2nd edition. Digital Press, 1990.

Ste90b

R.W. STEVENS. UNIX Network Programming. Prentice-Hall, 1990.

Sti92

H. STIPPEL, F. FASCHING, C. FISCHER, S. HALAMA, H. PIMINGSTORFER, W. TUPPA, K. WIMMER, AND S. SELBERHERR. Implementation of a TCAD Framework. In Proceedings European Simulation Multiconference ESM 92, 1992, pp. 131-135.

Sti93

H. STIPPEL. Simulation der Ionenimplantation. PhD thesis, Technische Universität Wien, 1993.

Str93

E. STRASSER AND S. SELBERHERR. A General Simulation Method for Etching and Deposition Processes. In: Selberherr et al. [Sel93], pp. 357-360.

SWR92

Semiconductor Wafer Representation, Version 1.0. Technical Report, CAD Framework Initiative, Austin, 1992. Document TCAD-91-G-1.

Sze81

S.M. SZE. Physics of Semiconductor Devices. Wiley, 1981.

Sze88

S.M. SZE. VLSI Technology. McGraw-Hill, 1988.

Sze90

S.M. SZE. High-Speed Semiconductor Devices. Whiley, 1990.

Tak79

E. TAKEDA, H. KUME, T. TOYABE, AND S. ASAI. Submicron MOSFET Structure for Minimizing Channel Hot-Electron Injection. IEEE Trans.Electron Devices, Vol. ED-26, No. 1, 1979, pp. 22-23.

Tak83a

E. TAKEDA, H. KUME, Y. NAKAGOME, A. SHIMIZU, AND S. ASAI. An As-P() Double Diffused Drain MOSFET for VLSI's. IEEE Trans.Electron Devices, Vol. ED-30, No. 6, 1983, pp. 652-657.

Tak83b

E. TAKEDA, A. SHIMIZU, AND T. HAGIWARA. Role of Hot-Hole Injection in Hot-Carrier Effects and the small degraded Channel Region in MOSFET's. IEEE Electron Device Lett., Vol. EDL-4, No. 9, 1983, pp. 329-331.

Tak83c

E. TAKEDA AND N. SUZUKI. An Empirical Model for Device Degradation Due to Hot-Carrier Injection. IEEE Electron Device Lett., Vol. EDL-4, No. 4, 1983, pp. 111-113.

Tak83d

E. TAKEDA, N. SUZUKI, AND T. HAGIWARA. Device Performance Degradation due to Hot-Carrier Injection at Energies below the Energy Barrier. In Int.Electron Devices Meeting, 1983, pp. 396-399.

Tan92

A. TANABE ET AL. A 30-ns 64-Mb DRAM with Built-in Self-Test and Self-Repair Function. IEEE J.Solid-State Circuits, Vol. SSC-27, No. 11, 1992, pp. 1525-1553.

Tan93

N. TANABE. Technology CAD at NEC. In: Fasching et al. [Fas93], pp. 237-254.

Thu90a

M. THURNER, PH. LINDORFER, AND S. SELBERHERR. Numerical Treatment of Nonrectangular Field-Oxide for 3-D MOSFET Simulation. IEEE Trans.Computer-Aided Design, Vol. 9, No. 11, 1990, pp. 1189-1197.

Thu90b

M. THURNER AND S. SELBERHERR. Three-Dimensional Effects Due to the Field Oxide in MOS Devices Analyzed with MINIMOS 5. IEEE Trans.Computer-Aided Design, Vol. CAD-9, No. 8, 1990, pp. 856-867.

Toy84

Y. TOYOSHIMA, H. NIHIRA, M. WADA, AND K. KANZAKI. Mechanism of Hot Electron Degradation in LDD NMOS-FET. In Int.Electron Devices Meeting, 1984, pp. 786-789.

Toy85

T. TOYABE, H. MASUDA, Y. AOKI, H. SHUKURI, AND T. HAGIWARA. Three-Dimensional Device Simulator CADDETH with Highly Convergent Matrix Solution Algorithms. IEEE Trans.Computer-Aided Design, Vol. CAD-4, No. 4, 1985, pp. 482-488.

Tra93

K.P. TRAAR AND A.V. SCHWERIN. Nonlocal Oxide Injection Models. In: Selberherr et al. [Sel93], pp. 61-64.

Tro78

R.R. TROUTMAN. Latchup in CMOS Technology. Kluwer, 1978.

Tro79

R.R. TROUTMAN. VLSI Limitations from Drain-Induced Barrier Lowering. IEEE Trans.Electron Devices, Vol. ED-26, 1979, pp. 461-469.

Tsa82

P.J. TSANG, S. OGURA, W.W. WALKER, J.F. SHEPARD, AND D.L. CRITCHLOW. Fabrication of High Performance LDDFET's with Oxide Sidewall Spacer Technology. IEEE Trans.Electron Devices, Vol. ED-29, No. 4, 1982, pp. 590-595.

Ups89

C.T. UPSON ET AL. The Application Visualization System: A Computational Environment for Scientific Visualization. IEEE Trans.Computer Graphics and Applications, No. 6, 1989, pp. 30-42.

VCP86

INSTITUT FüR ALLGEMEINE ELEKTROTECHNIK UND ELEKTRONIK, TECHNICAL UNIVERSITY OF VIENNA. VLSICAP V1.3 User's Guide. Vienna, 1986.

Vet86

W.T. VETTERLING AND S.A. TEUKOLSKY. Numerical Recipes. Cambridge University Press, 1986.

Wag80

J.L. WAGENER. Fortran 77. Wiley, 1980.

Wal91a

D.M.H. WALKER, C.S. KELLEN, AND A.J. STROJWAS. The PREDITOR Process Editor and Statistical Simulator. In Proc.VPAD, 1991, pp. 120-123.

Wal91b

D.M.H. WALKER, C.S. KELLEN, AND A.J. STROJWAS. A Semiconductor Wafer Representation Database and its Use in the PREDITOR Process Editor and Statistical Simulator. In Proc.Design Automation Conference, 1991, Vol. 28, pp. 579-584.

Wal93a

D.M.H. WALKER, CH.S. KELLEN, D.M. SVOBODA, AND A.J. STROJWAS. The CDB/HCDB Semiconductor Wafer Representation Server. IEEE Trans.Computer-Aided Design, Vol. 12, No. 2, 1993, pp. 283-295.

Wal93b

D.M.H. WALKER, J.K. KIBARIAN, CH.S. KELLEN, AND A.J. STROJWAS. A TCAD Framework for Development and Manufacturing. In: Fasching et al. [Fas93], pp. 83-112.

Wan89

N. WANG. Digital MOS Integrated Circuits. Prentice-Hall, 1989.

Web88

W. WEBER. Dynamic Stress Experiments for Understanding Hot-Carrier Degradation Phenomena. IEEE Trans.Electron Devices, Vol. ED-35, No. 9, 1988, pp. 1476-1486.

Wei86

C. WEI, J. PIMBLEY, AND Y. NISSAN-COHEN. Buried and graded/buried LDD Structures for improved Hot Electron Reliability. IEEE Electron Device Lett., Vol. EDL-7, No. 6, 1986, pp. 380-382.

Wen91

J.S. WENSTRAND. An Object-Oriented Model for Specification, Simulation, and Design of Semiconductor Fabrication Processes. Technical Report ICL91-003, Integrated Circuits Laboratory, Stanford University, 1991.

Wim93

K. WIMMER. Two-Dimensional Nonplanar Process Simulation. PhD thesis, Technische Universität Wien, 1993.

Win89

P.H. WINSTON AND B.K.P. HORN. Lisp. Addison-Wesley, 1989.

Won91

A.S. WONG AND A.R. NEUREUTHER. The Intertool Profile Interchange Format: A Technology CAD Environment Approach. IEEE Trans.Computer-Aided Design, Vol. 10, No. 9, 1991, pp. 1157-1162.

Won92

A.S. WONG. Technology Computer-Aided Design Frameworks and the PROSE Implementation. PhD thesis, University of California, Berkeley, 1992.

Wu88

H.C. WU, A.S. WONG, K.L. KOH, E.W. SCHECKLER, AND A.R. NEUREUTHER. Simulated Profiles from the Layout - Design Interface in X (SIMPL-DIX). In Int.Electron Devices Meeting, 1988, pp. 328-331.

Yos87

A. YOSHIDA AND Y. USHIKU. Hot Carrier Induced Degradation Mode depending on the LDD Structure in NMOSFETs. In Int.Electron Devices Meeting, 1987, pp. 42-45.

Yu84

Z. YU AND R.W. DUTTON. SEDAN III - A Generalized Electronic Material Device Analysis Program. Technical Report, Stanford Electronics Laboratories, Stanford University, 1984.

Zhu88

J. ZHU, R.A. MARTIN, AND J.Y. CHEN. Punchthrough Current for Submicrometer MOSFET's in CMOS VLSI. IEEE Trans.Electron Devices, Vol. ED-35, No. 2, 1988, pp. 145-151.