Literaturverzeichnis

1

Analogy Inc. SABER User's Guide, 1990.

2

A. Andreini, C. Contieri, and P. Galbiati. A New Integrated Silicon Gate Technology Combining Bipolar Linear, CMOS Logic, and DMOS Power Parts. IEEE Trans.Electron Devices, ED-33(12):2025-2030, 1986.

3

P. Antognetti. Power Integrated Circuits. McGraw-Hill, 1986.

4

U. Apel, H.G. Graf, C. Harendt, and T. Ifström. A 100-V Lateral DMOS Transistor with a 0.3-Micrometer Channel in a 1-Micrometer Silicon-Film-on-Insulator-on-Silicon. IEEE Trans.Electron Devices, 38(7):1655-1659, 1991.

5

J.A. Appels and H.M.J. Vaes. High Voltage Thin Layer DEVICES (RESURF Devices). In IEDM Tech. Dig., pages 238-241, 1979.

6

N. Arora. MOSFET Models for VLSI Circuit Simulation. Springer, 1993.

7

B.J. Baliga. High-Voltage Device Termination Techniques - A Comparative Review. IEE Proc., 129(5):173-179, 1982.

8

B.J. Baliga. Modern Power Devices. Wiley, 1987.

9

B.J. Baliga. An Overview of Smart Power Technology. IEEE Trans.Electron Devices, 38(7):1568-1575, 1991.

10

B.J. Baliga and S.K. Ghandhi. Analytical Solutions for Breakdown Voltage of Abrupt Cylindrical and Spherical Junctions. Solid-State Electron., 19(9):739-744, 1976.

11

H.H. Berger. Models for Contacts to Planar Devices. Solid-State Electron., 15(2):145-158, 1972.

12

R.A. Blanchard, P.A. Gargini, G.A. May, and R.D. Melen. High-Voltage Simultaneous Diffusion Silicon-Gate CMOS. IEEE J.Solid-State Circuits, SC-9(3):103-110, 1974.

13

K. Board, D.J. Byrne, and M.S. Towers. The Optimization of On-Resistance in Vertical DMOS Power Devices with Linear and Hexagonal Surface Geometries. IEEE Trans.Electron Devices, ED-31(1):75-80, 1984.

14

R.W. Bower, H.G. Dill, K.G. Arbuchon, and S.A. Thompson. MOS Field Effect Transistors Formed by Gate Masked Ion Implantation. IEEE Trans.Electron Devices, ED-15(10):757-761, 1968.

15

F.H. Branin. DC and Transient Analysis of Networks Using a Digital Computer. IRE Intern.Convention Record, 10(2):236-256, 1962.

16

F.H. Branin, G.R. Hogsett, R.L. Lunde, and L.E. Kugel. ECAP II - A New Electronic Circuit Analysis Program. IEEE J.Solid-State Circuits, SC-6(4):146-166, 1971.

17

J.R. Brews. A Charge Sheet Model of the MOSFET. Solid-State Electron., 21:345-355, 1978.

18

I.N. Bronstein and K.A. Semendjajew. Taschenbuch der Mathematik. Teubner, 1983.

19

C. Canali, C. Jacoboni, F. Nava, G. Ottaviani, and A.A. Quaranta. Electron Drift Velocity in Silicon. Physical Review B, 12(4):2265-2284, 1975.

20

C. Canali, G. Ottaviani, and A.A. Quaranta. Drift Velocity of Electrons and Holes and Associated Anisotropic Effects in Silicon. J.Phys.Chem.Solids, 32(8):1707-1720, 1971.

21

G. Charitat, M.A. Bouanane, and P. Rossel. A Self-Isolated and Efficient Power Device for HVIC's: RESURF LDMOS with SIPOS Layers. In Proceedings ESSDERC 92, pages 149-152, 1992.

22

X.-B. Chen and C. Hu. Optimum Doping Profile of Power MOSFET Epitaxial Layer. IEEE Trans.Electron Devices, ED-29(6):985-987, 1982.

23

M.-H. Chi and C. Hu. The Operation of Power MOSFET Reverse Mode. IEEE Trans.Electron Devices, ED-30(12):1825-1825, 1983.

24

U. Claeßen, G.E. Müller-L., B. Lemaître, and H.L. Zapf. Erhöhte Genauigkeit bei der Simulation analoger CMOS-Schaltungen durch ein verbessertes MOS-Kompaktmodell. AEÜ, 44(2):139-147, 1990.

25

F. Conti and M. Conti. Surface Breakdown in Silicon Planar Diodes Equipped with Field Plate. Solid-State Electron., 15(2):93-105, 1972.

26

M.N. Darwish. Study of the Quasi-Saturation Effect in VDMOS Transistors. IEEE Trans.Electron Devices, ED-33(11):1710-1716, 1986.

27

M.N. Darwish and K.Board. Optimization of Breakdown Voltage and On-Resistance of VDMOS Transistors. IEEE Trans.Electron Devices, ED-31(12):1769-1773, 1984.

28

M.N. Darwish and M.A. Shibib. Lateral MOS-Gated Power Devices - A Unified View. IEEE Trans.Electron Devices, 38(7):1600-1604, 1991.

29

J. Demel. JANAP - Ein Programm zur Simulation von elektrischen Netzwerken. Dissertation, Technische Universität Wien, 1989.

30

P. Dickinger. Hochvolt DMOS Transistoren: Analyse und Optimierung. Dissertation, Technische Universität Wien, 1990.

31

H.G. Dill. A New Insulated Gate Tetrode with High Drain Breakdown Potential and Low Miller Feedback Capacitance. IEEE Trans.Electron Devices, ED-15(10):717-728, 1968.

32

G.M. Dolny, G.E. Nostrand, and K.E. Hill. The Effect of Temperature on Lateral DMOS Transistors in a Power IC Technology. IEEE Trans.Electron Devices, 39(4):990-995, 1992.

33

T. Efland, S. Mahli, W. Bailey, O.K. Kwon, W.T. Ng, M. Torreno, and S. Keller. An Optimized RESURF LDMOS Power Device Module Compatible with Advanced Logic Processes. In IEDM Tech. Dig., pages 237-240, 1992.

34

F.F. Fang and A.B. Fowler. Transport Properties of Electrons in Inverted Silicon Surfaces. Physical Review, 169(3):619-631, 1968.

35

W. Feiler, E. Falck, and W. Gerlach. Multistep Field Plate for High-Voltage Planar p-n Junctions. IEEE Trans.Electron Devices, 39(6):1514-1520, 1992.

36

J. Fernández, S. Hidalgo, J. Paredes, F. Berta, J. Rebollo, J. Millán, and F. Serra-Mestres. An ON-Resistance Closed Form for VDMOS Devices. IEEE Electron Device Lett., 10(5):212-215, 1989.

37

C. Fischer, P. Habas, O. Heinreichsberger, H. Kosina, Ph. Lindorfer, P. Pichler, H. Pötzl, C. Sala, A. Schütz, S. Selberherr, M. Stiftinger, and M. Thurner. MINIMOS 6.0 User's Guide. Technische Universität Wien, 1994.

38

J.G. Fossum, H. Jeong, and S. Veeraraghavan. Significance of the Channel-Charge Partition in the Transient MOSFET Model. IEEE Trans.Electron Devices, ED-33(10):1621-1623, 1986.

39

A.F. Franz, G.A. Franz, W. Kausel, G. Nanz, P. Dickinger, and C. Fischer. BAMBI 2.1 User's Guide. Technische Universität Wien, 1989.

40

D. Fuoss and K. Verma. A Fully Implanted V-Groove Power MOSFET. In IEDM Tech. Dig., pages 657-660, 1977.

41

C.B. Goud and K.N. Bhat. Breakdown Voltage of Field Plate and Field-Limiting Ring Techniques: Numerical Comparison. IEEE Trans.Electron Devices, 39(7):1768-1770, 1992.

42

H.I. Hanafi, L.H. Camnitz, and A.J. Dally. An Accurate and Simple MOSFET Model for Computer-Aided Design. IEEE J.Solid-State Circuits, SC-17(5):882-891, 1982.

43

J. Hancock. A Review of Proposed MOSFET Models, and Comparison of their Performance with Modified Simulation Parameters. Technical report, Siemens Components ICD Power Semiconductors, Santa Clara, 1991.

44

D.B. Herbert. Variety is the Life of SPICE. Electronic Design, pages 53-66, 1992.

45

S. Hidalgo, J. Fernández, F. Berta, P. Godignon, J. Rebollo, and J. Millán. Design and Fabrication of Improved Resurfed LDMOS Devices. In Proceedings SISDEP 91, pages 381-384, 1991.

46

M.Y. Hong. Simulation and Fabrication of Submicron Channel Length DMOS Transistors for Analog Applications. IEEE Trans.Electron Devices, 40(12):2222-2230, 1993.

47

P.L. Hower and M.J. Geisler. Comparison of Various Source-Gate Geometries for Power MOSFET's. IEEE Trans.Electron Devices, ED-28(9):1098-1101, 1981.

48

P.L. Hower, T.M.S. Heng, and C. Huang. Optimum Design of Power MOSFETs. In IEDM Tech. Dig., pages 87-90, 1983.

49

C. Hu. Optimum Doping Profile for Minimum Ohmic Resistance and High-Breakdown Voltage. IEEE Trans.Electron Devices, ED-26(3):243-244, 1979.

50

C. Hu. A Parametric Study of Power MOSFETs. In IEDM Tech. Dig., pages 385-395, 1979.

51

C. Hu and M.-H. Chi. Second Breakdown of Vertical Power MOSFET's. IEEE Trans.Electron Devices, ED-29(8):1287-1293, 1982.

52

C. Hu, M.-H. Chi, and V.M. Patel. Optimum Design of Power MOSFET's. IEEE Trans.Electron Devices, ED-31(12):1693-1700, 1984.

53

IBM. ECAP - 1620 Electronic Circuit Analysis Program. Technical Report H20-0170-1, IBM, 1965.

54

IBM. Advanced Statistical Analysis Program (ASTAP), Program Reference Manual. Technical Report SH20-1118-0, IBM, 1973.

55

T.E. Idleman, F.S. Jenkins, W.J. McCalla, and D.O. Pederson. SLIC - A Simulator for Linear Integrated Circuits. IEEE J.Solid-State Circuits, SC-6(4):188-203, 1971.

56

H.K.J. Ihantola and J.L. Moll. Design Theory of a Surface Field-Effect Transistor. Solid-State Electron., 7:423-430, 1964.

57

R.C. Jaeger and F.H. Gaensslen. Simple Analytical Models for the Temperature Dependent Threshold Behavior of Depletion Mode Devices. IEEE J.Solid-State Circuits, SC-14(2):423-430, 1979.

58

D. Jaume, G. Charitat, J.M. Reynes, and P. Rossel. High-Voltage Planar Devices Using Field Plate and Semi-Resistive Layers. IEEE Trans.Electron Devices, 38(7):1681-1684, 1991.

59

F.S. Jenkins and S.P. Fan. TIME - A Nonlinear DC and Time-Domain Circuit-Simulation Program. IEEE J.Solid-State Circuits, SC-6(4):182-188, 1971.

60

W. Kanert, N. Krischke, and K. Wiesinger. Optimization of DMOS Transistors for Smart Power Technologies by Simulation and Response Surface Methods. In Proceedings SISDEP 93, pages 213-216, 1993.

61

J. Katzenelson. AEDNET: A Simulator for Nonlinear Networks. Proc.IEEE, 54:1536-1552, 1966.

62

S. Kay, C.T. Trieu, and B.H. Yeh. A New VMOS Pwer FET. In IEDM Tech. Dig., pages 97-101, 1979.

63

Y.-S. Kim and J.G. Fossum. Physical DMOST Modeling for High-Voltage IC CAD. IEEE Trans.Electron Devices, 37(3):797-803, 1990.

64

Y.-S. Kim, J.G. Fossum, and R.K. Williams. New Physical Insights and Models for High-Voltage LDMOST IC CAD. IEEE Trans.Electron Devices, 38(7):1641-1649, 1991.

65

F.M. Klaassen and H.C. de Graaff. Compact Transistor Modelling for Circuit Design. Springer, 1990.

66

H. Kosina. Simulation des Ladungstransportes in elektrischen Bauelementen mit Hilfe der Monte-Carlo-Methode. Dissertation, Technische Universität Wien, 1992.

67

D.S. Kuo, C. Hu, and M.H. Chi. Breakdown in Power MOSFET's. IEEE Electron Device Lett., EDL-4(1):1-2, 1983.

68

K. Lehovec and R.S. Miller. Field Distribution in Junction Field-Effect Transistors at Large Drain Voltages. IEEE Trans.Electron Devices, ED-22(5):273-281, 1975.

69

A. Lidow, T. Herrmann, and H.W. Collins. Power MOSFET Technology. In IEDM Tech. Dig., pages 79-83, 1979.

70

C.M. Liu, J.B. Kuo, and Y.P. Wu. An Analytical Quasi-Saturation Model Considering Heat Flow for a DMOS Device. IEEE Trans.Electron Devices, 41(6):952-958, 1994.

71

K.H. Lou, C.M. Liu, and J.B. Kuo. Analysis of the Quasi-Saturation Behavior Considering the Drain-to-Source Voltage and Cell-Spacing Effects for a Vertical DMOS Power Transistor. Solid-State Electron., 36(1):85-91, 1993.

72

K.H. Lou, C.M. Liu, and J.B. Kuo. An Analytical Quasi-Saturation Model for Vertical DMOS Power Transistors. IEEE Trans.Electron Devices, 40(3):676-679, 1993.

73

C.Y. Lu, M.C. Morgan, and N.S. Tsai. Subthreshold Characteristics of DMOS and CMOS Transistors in High Voltage BCDMOS Technology. Solid-State Electron., 30(8):793-799, 1987.

74

A.W. Ludikhuize. A Versatile 700-1200-V IC Process for Analog and Switching Applications. IEEE Trans.Electron Devices, 38(7):1582-1589, 1991.

75

W. Maer, K.M. De Meyer, and L.H. Dupas. SIMPAR: A Versatile Technology Independent Parameter Extraction Program Using a New Optimized Fit-Strategy. IEEE Trans.Computer-Aided Design, CAD-5(2):320-325, 1985.

76

D.W. Marquard. An Algorithm for Least-Square Estimates of Non-Linear Parameters. SIAM Journal, 11(2):431-441, 1963.

77

J. Mena, P. McGregor, and C.A.T. Salama. High Frequency Performance of VDMOS Power Transistors. In IEDM Tech. Dig., pages 91-94, 1980.

78

J.G. Mena and C.A.T. Salama. High Voltage Multiple-Resistivity Drift Region LDMOS. Solid-State Electron., 29(6):647-656, 1986.

79

J.E. Meyer. MOS Models and Circuit Simulation. RCA Review, 32:42-63, 1971.

80

G.J. Miller. Study of the Input and Reverse Transfer Capacitance of Vertical MOS Transistors. IEEE Trans.Electron Devices, ED-30(10):1344-1347, 1983.

81

R.A. Minasian. Power MOSFET Dynamic Large-Signal Model. IEE Proc., 130(2):73-79, 1983.

82

R. Müller. Bauelemente der Halbleiter-Elektronik. Springer, 1987.

83

L.W. Nagel. SPICE2: A Computer Program to Simulate Semiconductor Circuits. Technical Report UCB/ERL M520, University of California, Berkeley, 1975.

84

L.W. Nagel and R.A. Rohrer. Computer Analysis of Nonlinear Circuits, Excluding Radiation (CANCER). IEEE J.Solid-State Circuits, SC-6(4):166-182, 1971.

85

A. Nakagawa, N. Yasuhara, and Y. Baba. Breakdown Voltage Enhancement for Devices on Thin Silicon Layer/Silicon Dioxide Film. IEEE Trans.Electron Devices, 38(7):1650-1654, 1991.

86

A. Nezar and C.A.T. Salama. Breakdown Voltage in LDMOS Transistors Using Internal Field Rings. IEEE Trans.Electron Devices, 38(7):1676-1680, 1991.

87

E. Novarini and R Stella. Analytical and Numerical Analysis of the Vertical DMOS Transistor Oriented to Device Modeling. In Proceedings Symp. HV & SP ICs, volume 15, pages 55-68. Electrochemical Society, Vol.85-15, 1989.

88

S.-Y. Oh, D.E. Ward, and R.W. Dutton. Transient Analysis of MOS Transistors. IEEE Trans.Electron Devices, ED-27(8):1571-1578, 1980.

89

H.C. Pao and C.T. Sah. Effects of Diffusion Current on Characteristics of Metal-Oxide (Insulator) Semiconductor Transistors. Solid-State Electron., 9:927-937, 1966.

90

J. Paredes, S. Hidalgo, F. Berta, J. Fernández, J. Rebollo, and J. Millán. A Steady-State VDMOS Transistor Model. IEEE Trans.Electron Devices, 39(3):712-719, 1992.

91

H.-J. Park, P.K. Ko, and C. Hu. A Charge Sheet Capacitance Model for Short Channel MOSFET's for SPICE. IEEE Trans.Computer-Aided Design, 10(3):376-389, 1991.

92

H.-J. Park, P.K. Ko, and C. Hu. A Non-Quasi-Static MOSFET Model for SPICE-AC Analysis. IEEE Trans.Computer-Aided Design, 11(10):1247-1257, 1992.

93

H. Pimingstorfer. Integration und Anwendung von Simulatoren in der CMOS-Entwicklung. Dissertation, Technische Universität Wien, 1993.

94

M.R. Pinto, C.S. Rafferty, and R.W. Dutton. PISCES-II User's Manual. Stanford University, 1984.

95

M.D. Pocha and R.W. Dutton. A Computer-Aided Design Model for High-Voltage Double Diffused MOS (DMOS) Transistors. IEEE J.Solid-State Circuits, SC-11(5):718-726, 1976.

96

H. Pötzl. Vorlesungsskriptum Physikalische Elektronik I. Institut für Allgemeine Elektrotechnik, Technische Universität Wien, 1987.

97

A. Preußger. Private communication, SIEMENS HL München, 1990.

98

A. Preußger, E. Glenz, K. Heift, K. Malek, W. Schwetlick, K. Wiesinger, and W.M. Werner. SPT - A New Smart Power Technology with Fully Self Aligned DMOS Cell. In Proceedings ISPSD 91, pages 195-197, 1991.

99

T. Quarles, A.R. Newton, D.O. Pederson, and A. Sangiovanni-Vincentelli. SPICE 3 Version 3F5 User's Manual. Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, 1994.

100

J. Rebollo, E. Figueras, J. Millán, E. Lora-Tamayo, and F. Serra-Mestres. Analysis of the Quasi-Saturation Region of High Voltage VDMOS Devices. Solid-State Electron., 30(2):177-180, 1987.

101

C.T. Sah. Characteristics of the Metal-Oxide-Semiconductor Transistors. IEEE Trans.Electron Devices, ED-11(7):324-345, 1964.

102

K.A. Sakallah, Y.T. Yen, and S.S. Greenberg. A First-Order Charge Conserving MOS Capacitance Model. IEEE Trans.Computer-Aided Design, CAD-9(1):99-108, 1990.

103

G. Schumicki and P. Seegebrecht. Prozeßtechnologie. Springer, 1991.

104

R.S. Scott and G.A. Franz. An Accurate Model for Power DMOSFETs Including Interelectrode Capacitances. Proc.IEEE, pages 113-118, 1990.

105

S. Selberherr. Analysis and Simulation of Semiconductor Devices. Springer, 1984.

106

S. Selberherr, W. Hänsch, M. Seavey, and J. Slotboom. The Evolution of the MINIMOS Mobility Model. Solid-State Electron., 33(11):1425-1436, 1990.

107

K. Shenai. Optimally Scaled Low-Voltage Vertikal Power MOSFET's for High-Frequency Power Conversion. IEEE Trans.Electron Devices, 37(4):1141-1153, 1990.

108

K. Shenai. Optimized Trench MOSFET Technologies for Power Devices. IEEE Trans.Electron Devices, 39(6):1435-1443, 1992.

109

B.J. Sheu, D.L. Scharfetter, P.K. Ko, and M.C. Jeng. BSIM: Berkeley Short-Channel IGFET Model for MOS Transistors. IEEE J.Solid-State Circuits, SC-22(4):558-566, 1987.

110

H. Shichman and D.A. Hodges. Modeling and Simulation of Insulated-Gate Field-Effect Transistor Switching Circuits. IEEE J.Solid-State Circuits, SC-3(3):285-289, 1968.

111

H.J. Sigg, G.D. Vendelin, T.P. Caige, and J. Kocsis. D-MOS Transistors for Microwave Applications. IEEE Trans.Electron Devices, ED-19(1):45-53, 1972.

112

W. Soppa and J. Hänseler. A Process Oriented VDMOSFET Model for Circuit Simulation. In Proceedings ISPSD 92, pages 184-187, 1992.

113

W. Soppa, W. Kanert, and K. Heift. Optimization of DMOS Cell Structures with a Self-Aligned Source Contact for Smart Power Applications by Realistic Numerical Device Simulation. In Proceedings ESSDERC 91, pages 69-72, 1991.

114

E.F. Stikvoort. Increase of Gate Capacitance in DMOST. IEEE Trans.Electron Devices, ED-25(12):1388-1394, 1978.

115

S.C. Sun and J.D. Plummer. Modeling of the On-Resistance of LDMOS, VDMOS, and VMOS Power Transistors. IEEE Trans.Electron Devices, ED-27(2):356-367, 1980.

116

S.M. Sze. Physics of Semiconductor Devices. Wiley, 1981.

117

S.M. Sze. VLSI Technology. McGraw-Hill, 1988.

118

A.A. Tamer, K. Rauch, and J.L. Moll. Numerical Comparison of DMOS, VMOS, and UMOS Power Transistor. IEEE Trans.Electron Devices, ED-30(1):73-76, 1983.

119

Technology Modeling Associates. TMA MEDICI User's Manual, 1992.

120

V.A.K. Temple and P.V. Gray. Theoretical Comparison of DMOS and VDMOS Structures for Voltage and On-Resistance. In IEDM Tech. Dig., pages 88-92, 1979.

121

U. Tietze and Ch. Schenk. Halbleiterschaltungstechnik. Springer, 1989.

122

J. Tihanyi. A Qualitative Study of the DC Performance of SIPMOS Transistors. Siemens Forschungs- und Entwicklungsbericht, 9(4):181-189, 1980.

123

J. Tihanyi. Smart Power Devices. In Proceedings ESSDERC 92, pages 141-143, 1992.

124

J. Tihanyi, P. Huber, and J. Stengl. Switching Performance of Vertical Siemens Power MOSFETs. In IEDM Tech. Dig., page 692, 1979.

125

T. Toyabe, K. Yamaguchi, S. Asai, and M.S. Mock. A Numerical Model of Avalanche Breakdown in MOSFET's. IEEE Trans.Electron Devices, ED-25:825-832, 1978.

126

Y.P. Tsividis. Operation and Modeling of the MOS Transistor. McGraw-Hill, 1988.

127

C. Turchetti, P. Prioretti, G. Masetti, E. Profumo, and M. Vanzi. A Meyer-Like Approach for the Transient Analysis of Digital MOS IC's. IEEE Trans.Computer-Aided Design, 5(4):499-507, 1986.

128

R. Wang, J. Dunkley, T.A. DeMassa, and L.F. Jelsma. Threshold Voltage Variation with Temperature in MOS Transistors. IEEE Trans.Electron Devices, ED-18(6):386-388, 1971.

129

D.E. Ward and R.W. Dutton. A Charge-Oriented Model for MOS Transistor Capacitances. IEEE J.Solid-State Circuits, SC-13(5):703-708, 1978.

130

J. Weyers and H. Vogt. A 50 V Smart Power Process with Dielectric Isolation by SIMOX. In IEDM Tech. Dig., pages 225-228, 1992.

131

A. Wieder, Ch. Werner, and J. Tihanyi. 2-D Analysis of the Negative Resistance Region of Vertical Power MOS-Transistors. In IEDM Tech. Dig., pages 95-99, 1980.

132

R.K. Williams, K. Amberiadis, and D. Angst. Smart-Power Devices Seek Wiser CAE TOOLS. IEEE Circuits & Devices, pages 20-25, 1991.

133

A. Yabuta, C.G. Hwand, M. Suzumura, and R.W. Dutton. Numerical Analysis of Breakdown Voltage Using Quasi Three Dimensional Device Simulation. IEEE Trans.Electron Devices, 37(4):1132-1140, 1990.

134

P. Yang, B.D. Erpler, and P.K. Chatterjee. An Investigation of the Charge Conservation Problem for MOSFET Circuit Simulation. IEEE J.Solid-State Circuits, SC-18(1):128-138, 1983.

135

H. Yilmaz. Optimization and Surface Charge Sensitivity of High-Voltage Blocking Structures with Shallow Junctions. IEEE Trans.Electron Devices, 38(7):1666-1675, 1991.

136

J. Yoshida, M. Kubo, and S. Ochi. A High-Power MOSFET with a Vertical Drain Electrode and a Meshed Gate-Strukture. In IEDM Tech. Dig., pages 159-162, 1975.

137

J. Yoshida, M. Kubo, and S. Ochi. A High Power MOSFET with a Vertical Drain Electrode and a Meshed Gate-Strukture. IEEE J.Solid-State Circuits, SC-11(4):472-477, 1976.

138

J. Yoshida, T. Okabe, M. Katsueda, S. Ochi, and M. Nagata. Thermal Stability and Secondary Breakdown in Planar Power MOSFET. IEEE Trans.Electron Devices, ED-27(2):395-398, 1980.

139

T.K. Young and R.W. Dutton. Mini-MSINC - A Minicomputer Simulator for MOS Circuits with Modular Built-In Model. IEEE J.Solid-State Circuits, SC-11(5):730-732, 1976.

140

M.-J. Zhou, H. De Smet, A. De Bruycker, and A. Van Calster. A 2-D Boundary Element Method Approach to the Simulation of DMOS Transistors. IEEE Trans.Computer-Aided Design, 12(6):810-816, 1993.

141

H. Zitta. Private communication, SIEMENS EZM Villach, 1994.

142

H. Zitta. Smart Power Circuits for Power Switches Including Diagnostic Funcionts. In Proceedings of the Workshop: Advances in Analog Design, 1994.