Bibliography

1

M. Addra, D. Castel, P. Genest, and J. Dulongpont,
``Microelectronics in Mobile Communications: A Key Enabler,''
Proc.IEEE, pp. 62-70, sept./oct. 1999.

2

J. Aliieu, M. Jurczak, T. Skotnicki, G. Bremond, K. Souifi, M. Paoli, D. Bensahel, J. Galvier, and M. Haond,
``Investigations of Dual Ge Gate Integration in Advanced CMOS Process,''
In Maes et al. [36], pp. 152-155.

3

S. Asai and Y. Wada,
``Technology Challenges for Integration Near and Below 0.1 $\mu$m,''
Proc.IEEE, vol. 85, no. 4, pp. 505-520, 1997.

4

S. Baker, I.M. Kunii, and S.V. Brull,
``Smart Phones,''
Business Week, pp. 20-24, oct. 18, 1999.

5

S. Baker and I. Resch,
``Cell Phones for All,''
Business Week, pp. 20-21, jul. 12, 1999.

6

T. Binder, K. Dragosits, T. Grasser, R. Klima, M. Knaipp, H. Kosina, R. Mlekus, V. Palankovski, M. Rottinger, G. Schrom, S. Selberherr, and M. Stockinger,
MINIMOS-NT User's Guide,
Institut für Mikroelektronik, 1998.

7

M. Bohr,
``Silicon Trends and Limits,''
Communications ACM, vol. 41, no. 3, pp. 80-87, 1998.

8

P.K. Bondyopadhyay,
``Moore's Law Governs the Silicon Revolution,''
Proc.IEEE, vol. 86, no. 1, pp. 78-81, 1998.

9

G.E.P. Box and N.R. Draper,
Empirical Model-Building and Response Surfaces,
Wiley, New-York, 1987.

10

T.N. Buti, S. Ogura, N. Rovedo, and K. Tobimatsu,
``A New Asymmetrical Halo Source GOLD Drain (HS-GOLD) Deep Sub-Half-Micrometer n-MOSFET Design for Reliability and Performance,''
IEEE Trans.Electron Devices, vol. 38, no. 8, pp. 1757-1764, 1991.

11

A. Chandrakasan and R. Brodersen, editors,
Low-Power CMOS Design,
IEEE Press, New-York, 1998.

12

B. Cheng, V.R. Ramgopal-Rao, B. Ikegami, and J.C.S. Woo,
``Realization of 0.1 $\mu$m Asymmetric Channel MOSFETs with Excellent Short-Channel Performance and Reliability,''
In A. Touboul, Y. Danto, J.-P. Klein, and H. Grünbacher, editors, 28th European Solid-State Device Research Conference, pp. 520-523, Editions Frontieres, Bordeaux, France, 1998.

13

Y. Cheng, M.-C. Jeng, Z. Liu, J. Huang, M. Chan, K. Chen, P.K. Ko, and C. Hu,
``A Physical and Scalable $I$-$V$ Model in BSIM3v3 for Analog/Digital Circuit Simulation,''
IEEE Trans.Electron Devices, vol. 44, no. 2, pp. 277-287, 1997.

14

J.-P. Colinge,
Silicon-on-Insulator Technology: Materials to VLSI,
Kluwer Academic Publishers, Dordrecht, 1997.

15

S. Cristoloveanu,
``SOI a Metamorphosis of Silicon,''
IEEE Circuits & Devices, pp. 26-32, January 1999.

16

I. De and C.M. Osburn,
``Impact of Super-Steep-Retrograde Channel Doping Profiles on the Performance of Scaled Devices,''
IEEE Trans.Electron Devices, vol. 46, no. 8, pp. 1711-1717, 1999.

17

Ch.C. Enz,
``The EKV Model: a MOST Model Dedicated to Low-Current and Low-Voltage Analogue Circuit Design and Simulation,''
In G.A.S. Machado, editor, Low-Power HF Microelectronics A Unified Approach, chapt. 7, pp. 247-300, IEE London, 1996.

18

F. Fasching, C. Fischer, S. Selberherr, H. Stippel, W. Tuppa, and H. Read,
``A PIF Implementation for TCAD Purposes,''
In W. Fichtner and D. Aemmer, editors, Simulation of Semiconductor Devices and Processes, vol. 4, pp. 477-482, Hartung-Gorre, Konstanz, 1991.

19

C. Fiegna and A. Abramo,
``Analysis of Quantum Effects in Nonuniformly Doped MOS Structures,''
IEEE Trans.Electron Devices, vol. 45, no. 4, pp. 877-880, 1998.

20

D.P. Foty and E.J. Nowak,
``MOSFET Technology for Low-Voltage/Low-Power Applications,''
IEEE Micro, pp. 68-77, June 1994.

21

J. Frenkil,
``A Multi-Level Approach to Low-Power IC Design,''
IEEE Spectrum, pp. 54-60, February 1998.

22

T. Grasser,
Mixed-Mode Device Simulation,
Dissertation, Technische Universität Wien, 1999.

23

T. Grasser, V. Palankovski, G. Schrom, and S. Selberherr,
``Hydrodynamic Mixed-Mode Simulation,''
In Meyer and Biesemans [39], pp. 247-250.

24

R. Gwoziecki, M. Jurczak, T. Skotnicki, J.-L. Regolini, and M. Paoli,
``Suitability of Elevated Source/Drain for Deep Submicron CMOS,''
In Maes et al. [36], pp. 384-387.

25

R. Henkel,
``How Wireless is Taking Over,''
Semicond.Business News, p. 10, April 1999.

26

M.Y. Hong,
``Simulation of Submicron Channel Length DMOS Transistors for Analog Applications,''
IEEE Trans.Electron Devices, vol. 40, no. 12, pp. 2222-2230, 1993.

27

C.-L. Huang and N.D. Arora,
``Measurements and Modeling of MOSFET $I-V$ Characteristics with Polysilicon Depletion Effect,''
IEEE Trans.Electron Devices, vol. 40, no. 12, pp. 2330-2337, 1993.

28

K. Joardar, K.K. Gullapalli, C.C. McAndrew, M.E. Burnham, and A. Wild,
``An Improved MOSFET Model for Circuit Simulation,''
IEEE Trans.Electron Devices, vol. 45, no. 1, pp. 134-148, 1998.

29

C.T. Kelley,
Iterative Methods for Optimization,
SIAM, Philadelphia, 1999.

30

W.-C. Lee, B. Watson, T.-J. King, and C. Hu,
``Enhancement of PMOS Device Performance with Poly-SiGe Gate,''
IEEE Electron Device Lett., vol. 20, no. 5, pp. 232-234, 1999.

31

K.K. Likharev,
``Single-Electron Devices and Their Applications,''
Proc.IEEE, vol. 87, no. 4, pp. 606-632, 1999.

32

D. Liu,
Low Power Digital CMOS Design,
Dissertation, Linköping University, 1994.

33

T.J. Lorenzen and V.L. Anderson,
Design of Experiments,
Marcel Dekker, New-York, 1991.

34

J. Lyu, B.-G. Park, K. Chun, and J.D. Lee,
``Reduction of Hot-Carrier Generation in 0.1-$\mu$m Recessed Channel nMOSFET with Laterally Graded Channel Doping Profile,''
IEEE Electron Device Lett., vol. 18, no. 11, pp. 535-537, 1997.

35

J. Ma, H.-B. Liang, M. Kaneshiro, C. Kyono, R. Pryor, K. Papworth, and S. Cheng,
``A Graded Channel MOS (GCMOS) VLSI Technology for Low Power DSP Applications,''
In ISLPED, pp. 129-132, IEEE, Monterey, CA, 1996.

36

H.E. Maes, R.P. Mertens, G. Declerck, and H. Grünbacher, editors,
Proc. 29th European Solid-State Device Research Conference,
Editions Frontiers, Leuven, Belgium, September 1999.

37

G. Massobrio and P. Antognetti,
Semiconductor Device Modeling with Spice,
McGraw-Hill, New-York, second ed., 1993.

38

T. Matsuki, F. Asakura, S. Saitoh, H. Matsumoto, M. Fukuma, and N. Kawamura,
``Laterally-Doped Channel(LDC) Structure for Sub-Quarter Micron MOSFETs,''
In IEEE Symposium on VLSI Technology Digest of Technical Papers, pp. 113-114, 1991.

39

K. De Meyer and S. Biesemans, editors,
Proc. Simulation of Semiconductor Processes and Devices,
Springer, Leuven, Belgium, September 1998.

40

M. Miyamoto, K. Toyota, K. Seki, and T. Nagano,
``An Asymmetrically Doped Buried-Layer (ADB) Structure for Low-Voltage Mixed Analog-Digital CMOS LSI's,''
IEEE Trans.Electron Devices, vol. 46, no. 8, pp. 1699-1704, 1999.

41

S. Ogura, P.J. Tsang, W.W. Walker, D.L. Critchlow, and J.F. Shepard,
``Design and Characteristics of the Lightly Doped Drain-Source (LDD) Insulated Gate Field-Effect Transistor,''
IEEE Trans.Electron Devices, vol. ED-27, no. 8, pp. 1359-1367, 1980.

42

R. Plasun,
Optimization of VLSI Semiconductor Devices,
Dissertation, Technische Universität Wien, 1999.

43

R. Plasun, M. Stockinger, and S. Selberherr,
``Integrated Optimization Capabilities in the VISTA Technology CAD Framework,''
IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 12, pp. 1244-1251, 1998.

44

R. Plasun, M. Stockinger, R. Strasser, and S. Selberherr,
``Simulation Based Optimization Environment and It's Application to Semiconductor Devices,''
In IASTED Int. Conf. on Applied Modelling and Simulation, pp. 313-316, Honolulu, Hawaii, USA, August 1998.

45

Y.V. Ponomarev, P.A.Stolk, A. van Brandenburg, C.J.J. Dachs, M. Kaiser, A.H. Montree, R. Roes, J. Schmitz, and P.H. Woerlee,
``A 0.13$\mu$m CMOS Technology for Low-Voltage Analogue Applications,''
In Maes et al. [36], pp. 180-183.

46

D.L. Scharfetter and H.K. Gummel,
``Large-Signal Analysis of a Silicon Read Diode Oscillator,''
IEEE Trans.Electron Devices, vol. ED-16, no. 1, pp. 64-77, 1969.

47

A. Schenk and G. Heiser,
``Modeling and Simulation of Tunneling through Ultra-Thin Gate Dielectrics,''
J.Appl.Phys., vol. 81, no. 12, pp. 7900, 1997.

48

G. Schrom,
Ultra-Low-Power CMOS Technology,
Dissertation, Technische Universität Wien, 1998.

49

Semiconductor Industry Association,
The National Technology Roadmap for Semiconductors,
1999, http://notes.sematech.org/1999_SIA_Roadmap/Home.htm.

50

C.-C. Shen, J. Murguia, N. Goldsman, M. Peckerar, J. Melngailis, and D.A. Antoniadis,
``Use of Focused-Ion-Beam and Modeling to Optimize Submicron MOSFET Characteristics,''
IEEE Trans.Electron Devices, vol. 45, no. 2, pp. 453-459, 1998.

51

H. Shin and S. Lee,
``An 0.1-$\mu$m Asymmetric Halo by Large-Angle-Tilt Implant (AHLATI) MOSFET for High Performance and Reliability,''
IEEE Trans.Electron Devices, vol. 46, no. 4, pp. 820-822, 1999.

52

H.S. Shin, C. Lee, S.W. Hwang, B.G. Park, Y.J. Park, and H.S. Min,
``Channel Length Independent Subthreshold Characteristics in Submicron MOSFET's,''
IEEE Electron Device Lett., vol. 19, no. 4, pp. 137-139, 1998.

53

C.G. Sodini, P.-K. Ko, and J.L. Moll,
``The Effect of High Fields on MOS Device and Circuit Performance,''
IEEE Trans.Electron Devices, vol. 31, no. 10, pp. 1386-1393, 1984.

54

A.S. Spinelli, A. Benvenuti, and A. Pacelli,
``Self-Consistent 2-D Model for Quantum Effects in n-MOS Transistors,''
IEEE Trans.Electron Devices, vol. 45, no. 6, pp. 1342-1349, 1998.

55

R. Strasser,
Rigorous TCAD Investigations on Semiconductor Fabrication Technology,
Dissertation, Technische Universität Wien, 1999.

56

R. Strasser, R. Plasun, and S. Selberherr,
``Parallel and Distributed Optimization in Technology Computer Aided Design,''
In R. Zobel and D. Moeller, editors, 12th European Simulation Multiconference - Simulation: Past, Present and Future, pp. 78-80, Society for Computer Simulation, Manchester, UK, June 1998.

57

R. Strasser, R. Plasun, and S. Selberherr,
``Practical Inverse Modeling with SIESTA,''
In Simulation of Semiconductor Processes and Devices, pp. 91-94, Kyoto, Japan, September 1999.

58

R. Strasser and S. Selberherr,
``Parallel and Distributed TCAD Simulations using Dynamic Load Balancing,''
In Meyer and Biesemans [39], pp. 89-92.

59

L.T. Su, H. Hu, J.B. Jacobs, M.J. Sherony, A. Wei, and D.A. Antoniadis,
``Tradeoffs of Current Drive vs. Short-Channel Effect in Deep-Submicrometer Bulk and SOI MOSFETs,''
In Int.Electron Devices Meeting, pp. 649-652, 1994.

60

L.T. Su, J.A. Yasaitis, and D.A. Antoniadis,
``A High-Performance Scalable Submicron MOSFET for Mixed Analog/Digital Applications,''
In Int.Electron Devices Meeting, pp. 367-370, 1991.

61

Y. Taur,
``The Incredible Shrinking Transistor,''
IEEE Spectrum, pp. 25-29, July 1999.

62

Y. Taur, D.A. Buchanan, W. Chen, D.J. Frank, K.E. Ismail, S. Lo, G.A. Sai-Halasz, R.G. Viswanathan, H.C. Wann, S.J. Wind, and H. Wong,
``CMOS Scaling into the Nanometer Regime,''
Proc.IEEE, vol. 85, no. 4, pp. 486-504, 1997.

63

Y. Taur and E.J. Nowak,
``CMOS Devices below 0.1 $\mu$m: How High Will Performance Go?,''
In Int.Electron Devices Meeting, pp. 215-218, 1997.

64

S. Thompson, P. Packan, and M. Bohr,
``MOS Scaling: Transistor Challenges for the 21st Century,''
Intel Technology Journal, vol. Q3, 1998, http://www.intel.com.tr/technology/itj.

65

Y.P. Tsividis,
Operation and Modeling of the MOS Transistor,
McGraw-Hill, New-York, 1987.

66

M.J. van Dort, P.H. Woerlee, A.J. Walker, C.A.H. Juffermans, and H. Lifka,
``Influence of High Substrate Doping Levels on the Threshold Voltage and the Mobility of Deep-Submicrometer MOSFET's,''
IEEE Trans.Electron Devices, vol. 39, no. 4, pp. 932-937, 1992.

67

N. Wang,
Digital MOS Integrated Circuits,
Prentice-Hall, Englewood Cliffs, NJ, 1989.

68

T. Wang, L.-P. Chiang, N.-K. Zous, C.-F. Hsu, L.-Y. Huang, and T.S. Chao,
``A Comprehensive Study of Hot Carrier Stress-Induced Drain Leakage Current Degradation in Thin-Oxide n-MOSFET's,''
IEEE Trans.Electron Devices, vol. 46, no. 9, pp. 1877-1881, 1999.

69

C.H. Wann, K. Noda, T. Tanaka, M. Yoshida, and C. Hu,
``A Comparative Study of Advanced MOSFET Concepts,''
IEEE Trans.Electron Devices, vol. 43, no. 10, pp. 1742-1753, 1996.

70

M.N. Webster, R.F.M. Roes, A.C.M.C. van Brandenburg, J.H. Klootwijk, and A.T.A. Zegers,
``Metal Gates for 0.15 $\mu$m CMOS and beyond,''
In Maes et al. [36], pp. 148-151.

71

D. Whitley,
``A Genetic Algorithm Tutorial,''
Techn. report, Department of Computer Science, Colorado State University, November 1993.

72

A. Wild, J. Quigley, J. Feddeler, S. Ledford, J. Caravella, F. Shapiro, B. Gilsdorf, M. Hong, D. Mietus, R.B. Davies, R. Parmar, J.-D. Tai, J.-D. Tai, J. Thomas, J. Quarberg, E. Hartung, T. Sawan, J.H. Carlquist, K. Papworth, J. Buxo, M. Schriber, M. Berens, D. Warren, B. Smith, M. Mazuelos, K. Bass, and L. Layton,
``A 0.9-V Microcontroller for Portable Applications,''
IEEE J.Solid-State Circuits, vol. 32, no. 7, pp. 1049-1054, 1997.

73

S. Wolf,
Process Integration,
vol. 2 of Silicon Processing for the VLSI Era,
Lattice Press, Sunset Beach, CA, 1995.

74

S. Wolf,
The Submicron MOSFET,
vol. 3 of Silicon Processing for the VLSI Era,
Lattice Press, Sunset Beach, CA, 1995.

75

H.-S.P. Wong, D.J. Frank, P.M. Solomon, C.H.J. Wann, and J.J. Welser,
``Nanoscale CMOS,''
Proc.IEEE, vol. 87, no. 4, pp. 537-570, 1999.

76

K. Yano, T. Ishii, T. Sano, T. Mine, F. Murai, T. Hashimoto, T. Kobayashi, T. Kure, and K. Seki,
``Single-Electron Memory for Giga-to-Tera Bit Storage,''
Proc.IEEE, vol. 87, no. 4, pp. 633-651, 1999.

77

T. Yoshitomi, M. Saito, T. Ohguro, M. Ono, H.S. Momose, E. Morifuji, T. Morimoto, Y. Katsumata, and H. Iwai,
``High Performance of Silicided Silicon-Sidewall Source and Drain (S$^4$D) Structure,''
IEEE Trans.Electron Devices, vol. 45, no. 6, pp. 1295-1299, 1998.