

Mobility Enhancement in Strained CMOS Devices

H. Kosina and V. Palankovski

Institute for Microelectronics, TU Vienna, A-1040 Vienna, AUSTRIA, Kosina@iue.tuwien.ac.at

ABSTRACT

Performance improvement in CMOS technology can be achieved by further down-scaling and alternatively by the introduction of new device structures and materials. One of the most promising candidates is strained Si, since it provides mobility enhancement both for electrons and holes. This paper reviews theoretical and experimental achievements reported in recent years. Special focus is put on the gain in carrier mobility in strained Si layers. The Monte Carlo method is well suited to analyze the transport properties of the strained Si/SiGe material system and for providing models for TCAD applications.

Keywords: strained Si, SiGe, MOSFET, carrier transport, mobility enhancement, Technology CAD, Monte Carlo simulation

1 INTRODUCTION

In the last years, there has been enormous research in the area of materials compatible with Si technology and device structures for improving the speed of VLSI circuits. Strained Si has emerged as a promising material, since it offers both higher electron and hole mobility than unstrained Si. Improvement by a factor of more than two was both theoretically predicted and experimentally confirmed.

A strained Si FET structure typically consists of a SiGe buffer layer grown on Si substrate. The buffer is sufficiently thick to allow for strain relaxation. A Si layer grown on top of the SiGe buffer is strained and therefore has different material properties, making it a suitable choice as a channel material. There are two major types of strained Si FETs, namely modulation-doped buried channel devices (MODFET CMOS) and surface channel devices (Strained Si CMOS or SSCMOS). The MODFET has a more complex structure and shows a somewhat higher improvement in carrier mobility in comparison to surface channel devices.

Strained Si/SiGe FETs exhibit superior performance for RF applications. Major developments have been reported by IBM [1, 2, 3, 4, 5, 6, 7, 8] and DaimlerChrysler (DC) [9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20], both for p- and n-type devices. Fig. 1 summarizes reported values for the cut-off frequencies f_T and f_{max} in the last years.




Figure 1: Cut-off frequencies f_T (filled symbols) and f_{max} (open symbols) of strained-Si FETs.

2 PHYSICAL BACKGROUND

Strained Si layers are achieved by growth on SiGe buffers. Due to the lattice mismatch, a pseudomorphically grown Si layer on a relaxed SiGe buffer experiences a biaxial tensile strain, provided that the layer thickness is below a critical value to prevent strain relaxation. This strain leads to a modification of both the conduction and valence bands, as shown in Fig. 2. In the conduction band, the 6-fold degenerate Δ_6 -valleys in Si are split into 2-fold degenerate Δ_2 valleys (lower in energy) and 4-fold degenerate Δ_4 valleys (higher in energy). The lower in-plane effective mass of electrons in the Δ_2 valleys and the reduction of inter-valley phonon scattering lead to an enhanced electron mobility. Similarly, the strain lifts the degeneracy of the light and heavy hole bands and lowers the spin-orbit band. The change in the valence band structure results in a reduction of inter-band scattering between the light and heavy hole bands, and therefore improves the hole mobility. Fig. 3 shows the band alignment of strained Si relative to relaxed SiGe and unstrained Si. The figure shows the strain-induced splitting of the conduction and valence bands, together with the band edge discontinuities, as a function of the germanium content y in the relaxed SiGe buffer. In the calculations, a linear dependence of the discontinuities on y has been assumed which gives a good agreement with reported data [21].




Figure 2: Conduction and valence band splitting in tensile-strained Si (right) compared to unstrained Si (left).




Figure 3: Bandgap alignment (in eV) of strained Si relative to relaxed $\text{Si}_{1-y}\text{Ge}_y$ and Si.

3 CARRIER MOBILITY ENHANCEMENT

The benefit of using strained-Si for n-MOSFETs is demonstrated in Fig. 4. The mobility enhancement factor is defined as the ratio between the mobility in strained Si MOSFETs and the mobility in conventional Si MOSFETs. Fig. 4 shows the mobility enhancement ratio for electrons as a function of the germanium content y in the SiGe buffer layer. The figure compares experimental data from Stanford University [22, 23, 24], MIT [25, 26, 27, 28], IBM [29, 30, 31, 32], Hitachi [33], ERSO/ITRI [34], TSMC [35], Toshiba [36, 37, 38, 39] and Monte Carlo calculations from Vogelsang et al. [40], Rashed et al. [41], Takagi et al. [42], and from [43]. As can be seen in the figure the enhancement of the electron mobility increases gradually with the Ge content y for $y < 0.2$ and tends to saturate for higher values.

It is remarkable that electron mobility enhancement of more than 50% is observed in a wide range of effective fields (up to 2 MV/cm) and doping concentrations (up to $6 \times 10^{18} \text{ cm}^{-3}$) found in modern CMOS devices. Fig. 5 summarizes selected data from Stanford University [23, 24], MIT




Figure 4: Mobility enhancement ratio for electrons as a function of the Ge content y in the $\text{Si}_{1-y}\text{Ge}_y$ buffer layer.

[25, 26, 28, 44], IBM [29, 30, 31, 32], Hitachi [33], Toshiba [37, 45, 46, 47, 48] for the effective electron mobility in strained Si as a function of the effective field. The upper figure shows data for Ge content $y \leq 0.15$ in the $\text{Si}_{1-y}\text{Ge}_y$ buffer layer. The universal mobility curve for electrons in Si [49] is depicted with a solid line. The dotted line represents an enhancement ratio of 1.7. The lower figure presents data for Ge compositions in the range $0.2 \leq y \leq 0.4$ and compares it again to the universal mobility curve (solid) and to the same curve multiplied by 2.0.

Fig. 6 shows the mobility enhancement ratio for holes as a function of the Ge content of the $\text{Si}_{1-y}\text{Ge}_y$ buffer layer. The figure compares experimental data from Stanford University [50], MIT [51], IBM [30, 31, 32], Hitachi [33], Toshiba [36, 39, 46, 47] to Monte Carlo calculations from Oberhuber et al. [52] and Bufler [53]. As can be seen the enhancement of the hole mobility increases gradually with the Ge content y for $y \leq 0.4$.

The hole mobility enhancement is observed in a wide range of effective fields. Fig. 7 summarizes selected data from IITKGP [54], MIT [25, 51], IBM [31, 32], Hitachi [33], Toshiba [39, 46, 47, 48, 55], for the effective hole mobility in strained Si as a function of the effective field. The universal mobility curve for holes in Si [49] is depicted with solid line. The dotted line represents an enhancement ratio of 2.0.

4 MODELING AND SIMULATION

To enable predictive simulations using Technology CAD (TCAD) tools a reliable set of models for the Si/SiGe material system is required. Such set has to include models for the band structure parameters and deformation potentials. Pseudopotential calculations have been reported in [56, 57]. The transport properties of strained Si or SiGe layers have




Figure 5: Effective electron mobility in strained Si as a function of the effective field for Ge content $y \leq 0.15$ (upper figure) and $0.2 \leq y \leq 0.4$ (lower figure) in the $\text{Si}_{1-y}\text{Ge}_y$ buffer layer.

been theoretically investigated using Monte Carlo calculations [40, 43, 58, 59, 60] or near equilibrium solutions to the Boltzmann equation [56]. A comprehensive set of strain-dependent models for parameters such as the low-field, high-field and the surface mobility, energy relaxation time and carrier life times for Technology CAD purposes is yet to be developed. Possible approaches are to further use analytical models [61] or tabulated Monte Carlo data in a device simulator [62]. Strain effects on the device characteristics can be most comprehensively studied by full Monte Carlo device simulation [63], however, at the expense of increased CPU-time requirements as compared to conventional TCAD simulation [64].

5 CONCLUSION

This work reviews carrier transport in strained Si CMOS-FETs. Device performance is increased due to enhancement




Figure 6: Mobility enhancement ratio for holes as a function of the Ge content y in the $\text{Si}_{1-y}\text{Ge}_y$ buffer layer.




Figure 7: Effective hole mobility in strained Si as a function of the effective field for different Ge contents in the $\text{Si}_{1-y}\text{Ge}_y$ buffer layer.

of both electron and hole mobilities compared to conventional Si MOSFETs. Improvements by factors of more than two have been reported. TCAD simulation tools need correct models of the strained Si/SiGe material system, especially with respect to carrier transport. Experimental data remain a basic input for verification of analytical TCAD models. However, Monte Carlo simulation data with confirmed accuracy can deliver information which is still experimentally missing.

ACKNOWLEDGMENT

This work has been partly supported by the Semiconductor Research Corporation (SRC), Project 998.001.

REFERENCES

[1] S. Koester *et al.*, "High- f_T n-MODFETs fabricated on Si/SiGe heterostructures grown by UHV-CVD," *Electron.Lett.*, vol. 35, no. 1, pp. 86–87, 1999.

[2] S. Koester *et al.*, "80 nm gate-length Si/Si_{0.7}Ge_{0.3} n-MODFET with 194 GHz f_{max} ," *Electron.Lett.*, vol. 39, no. 23, pp. 1684–1685, 2003.

[3] W. Lu *et al.*, "Comparative study of self-aligned and nonself-aligned SiGe p-metal-oxide-semiconductor modulation-doped field effect transistors with nanometer gate lengths," *J.Vac.Sci.Technol.B*, vol. 18, no. 6, pp. 3488–3492, 2000.

[4] S. Koester *et al.*, "Low-noise SiGe pMODFETs on sapphire with 116 GHz f_{max} ," in *Proc. DRC*, pp. 31–32, 2000.

[5] W. Lu *et al.*, "High performance 0.1 μm gate-length p-type SiGe MODFET's and MOS-MODFET's," *IEEE Trans.Electron Devices*, vol. 47, no. 8, pp. 1645–1652, 2000.

[6] S. Koester *et al.*, "High-performance SiGe pMODFETs grown by UHV-CVD," in *Proc. EDMO*, pp. 27–32, 1999.

[7] W. Lu *et al.*, "High performance 0.15 μm self-aligned SiGe p-MOS-MODFET's with SiN gate dielectric," in *IEDM Tech.Dig.*, pp. 577–580, 1999.

[8] W. Lu *et al.*, "p-Type SiGe transistors with low gate leakage using SiN gate dielectric," *IEEE Electron Device Lett.*, vol. 20, no. 10, pp. 514–516, 1999.

[9] M. Enciso *et al.*, "0.3 dB minimum noise figure at 2.5 GHz of 0.13 μm Si/Si_{0.58}Ge_{0.42} n-MODFETs," *Electron.Lett.*, vol. 37, no. 17, pp. 1089–1090, 2001.

[10] N. Zerounian *et al.*, "Low temperature analysis of 0.25 μm T-gate SiGe n-MODFET," in *Proc. ESSDERC*, pp. 296–269, 1999.

[11] U. Konig *et al.*, "n- and p-type SiGe HFETs and circuits," *Solid-State Electron.*, vol. 43, no. 8, pp. 1383–1388, 1999.

[12] M. Gluck *et al.*, "Design and fabrication of Si/SiGe n-type MODFETs," *Physica E*, vol. 2, no. 1-4, pp. 763–767, 1998.

[13] F. Aniel *et al.*, "Gate length scaling in high f_{max} Si/SiGe n-MODFET," in *Proc. ESSDERC*, pp. 167–170, 2002.

[14] M. Enciso *et al.*, "DC and high frequency performance of 0.1 μm n-type Si/Si_{0.6}Ge_{0.4} MODFET with f_{max} =188 GHz at 300K and f_{max} =230 GHz at 50K," *Electron.Lett.*, vol. 39, no. 1, pp. 149–151, 2003.

[15] M. Zeuner *et al.*, "90 GHz f_T SiGe HFET with fully optical self-aligned sub 100 nm gate," in *Proc. DRC*, pp. 53–54, 2002.

[16] F. Aniel *et al.*, "High performance 100 nm T-gate strained Si/Si_{0.6}Ge_{0.4} n-MODFET," in *Proc. DRC*, pp. 482–485, 2001.

[17] G. Hock *et al.*, "0.1 μm gate length p-type Ge/Si_{0.4}Ge_{0.6} MODFET with 135 GHz f_{max} ," *Electron.Lett.*, vol. 36, no. 16, pp. 1428–1429, 2000.

[18] G. Hock *et al.*, "0.1 μm gate length p-type Ge/SiGe MODFETs," in *Digest Topical Meetings on Si MICs in RF Systems*, pp. 156–158, 2000.

[19] G. Hock *et al.*, "High performance 0.25 μm p-type Ge-SiGe MODFETs," *Electron.Lett.*, vol. 34, no. 19, pp. 1888–1889, 1998.

[20] U. Konig *et al.*, "Si/SiGe field-effect transistors," *J.Vac.Sci.Technol.B*, vol. 16, no. 5, pp. 2609–2614, 1998.

[21] C. Maiti, N. Chakrabarti, and S. Ray, *Strained silicon heterostructures: materials and devices*. IEE, 2001.

[22] J. Welser *et al.*, "NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures," in *IEDM Tech.Dig.*, pp. 1000–1002, 1992.

[23] J. Welser *et al.*, "Strain dependence of the performance enhancement in strained-Si n-MOSFETs," in *IEDM Tech.Dig.*, pp. 373–376, 1994.

[24] J. Welser *et al.*, "Electron mobility enhancement in strained-Si n-type metal-oxide-semiconductor field-effect transistors," *IEEE Electron Device Lett.*, vol. 15, no. 3, pp. 100–102, 1994.

[25] M.-T. Currie *et al.*, "Carrier mobilities and process stability of strained Si n- and p-MOSFETs on SiGe virtual substrates," *J.Vac.Sci.Technol.B*, vol. 19, no. 6, pp. 2268–2279, 2001.

[26] Z.-Y. Cheng *et al.*, "Electron mobility enhancement in strained-Si n-type metal-oxide-semiconductor field-effect transistors," *IEEE Electron Device Lett.*, vol. 22, no. 7, pp. 321–323, 2001.

[27] H.-M. Nayfeh *et al.*, "Investigation of scaling methodology for strained Si n-MOSFETs using a calibrated transport model," in *IEDM Tech.Dig.*, pp. 475–478, 2003.

[28] I. Lauer *et al.*, "Fully depleted n-MOSFETs on supercritical thickness strained SOI," *IEEE Electron Device Lett.*, vol. 25, no. 2, pp. 83–85, 2004.

[29] K. Rim *et al.*, "Transconductance enhancement in deep submicron strained Si n-MOSFETs," in *IEDM Tech.Dig.*, pp. 707–710, 1998.

[30] K. Rim *et al.*, "Strained Si NMOSFETs for high performance CMOS technology," in *VLSI Symp. Tech.Dig.*, pp. 59–60, 2001.

[31] L.-J. Huang *et al.*, "Carrier mobility enhancement in strained Si-on-insulator fabricated by wafer bonding," in *VLSI Symp. Tech.Dig.*, pp. 57–58, 2001.

[32] K. Rim *et al.*, "Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs," in *VLSI Symp. Tech.Dig.*, pp. 98–99, 2002.

[33] N. Sugii *et al.*, "Enhanced performance of strained-Si MOSFETs on CMP SiGe virtual substrate," in *IEDM Tech.Dig.*, pp. 737–740, 2001.

[34] M. Lee *et al.*, "Comprehensive low-frequency and RF noise characteristics in strained-Si NMOSFETs," in *IEDM Tech.Dig.*, pp. 69–72, 2003.



- [35] H.-H. Wang *et al.*, "Substrate-strained silicon technology: process integration," in *IEDM Tech.Dig.*, pp. 61–64, 2003.
- [36] T. Mizuno *et al.*, "Electron and hole mobility enhancement in strained-Si MOSFET's on SiGe-on-insulator substrates fabricated by SIMOX technology," *IEEE Electron Device Lett.*, vol. 21, no. 5, pp. 230–232, 2000.
- [37] T. Tezuka *et al.*, "High-performance strained Si-on-insulator MOSFETs by novel fabrication processes utilizing Ge-condensation technique," in *VLSI Symp. Tech.Dig.*, pp. 96–97, 2002.
- [38] T. Mizuno *et al.*, "Novel SOI p-channel MOSFETs with higher strain in si channel using double SiGe heterostructures," *IEEE Trans.Electron Devices*, vol. 49, no. 1, pp. 7–14, 2002.
- [39] S. Takagi, "Strained-Si- and SiGe-on-insulator (strained-SOI and SGOI) MOSFETs for high performance/low power CMOS application," in *Proc. DRC*, pp. 37–40, 2002.
- [40] T. Vogelsang and K. Hofmann, "Electron transport in strained Si layers on $\text{Si}_{1-x}\text{Ge}_x$ substrates," *Appl.Phys.Lett.*, vol. 63, no. 2, pp. 186–188, 1993.
- [41] M. Rashed *et al.*, "Monte Carlo simulation of electron transport in strained Si/ $\text{Si}_{1-x}\text{Ge}_x$ n-MOSFETs," in *IEDM Tech.Dig.*, pp. 765–768, 1995.
- [42] S. Takagi *et al.*, "Comparative study of phonon-limited mobility of two-dimensional electrons in strained and unstrained Si metal-oxide-semiconductor field-effect transistors," *J.Appl.Phys.*, vol. 80, no. 3, pp. 1567–77, 1996.
- [43] S. Smirnov *et al.*, "Substrate orientation-dependence of electron mobility in strained SiGe layers," in *Proc. SISPAD*, pp. 55–58, 2003.
- [44] J.-L. Hoyt *et al.*, "Strained silicon MOSFET technology," in *IEDM Tech.Dig.*, pp. 23–26, 2002.
- [45] T. Mizuno *et al.*, "Design for scaled thin film strained-SOI CMOS devices with higher carrier mobility," in *IEDM Tech.Dig.*, pp. 31–34, 2002.
- [46] T. Mizuno *et al.*, "High performance CMOS operation of strained-SOI MOSFETs using thin film SiGe-on-insulator substrate," in *VLSI Symp. Tech.Dig.*, pp. 106–107, 2002.
- [47] T. Mizuno *et al.*, "Advanced SOI-MOSFETs with strained-Si channel for high speed CMOS-electron/hole mobility enhancement," in *VLSI Symp. Tech.Dig.*, pp. 210–211, 2000.
- [48] T. Maeda *et al.*, "Ultra-thin strained-SOI CMOS for high temperature operation," in *VLSI Symp. Tech.Dig.*, pp. 99–100, 2003.
- [49] S.-I. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFET's: Part I—effects of substrate impurity concentration," *IEEE Trans.Electron Devices*, vol. 41, no. 12, pp. 2357–2362, 1994.
- [50] K. Rim *et al.*, "Enhanced hole mobilities in surface-channel strained-Si p-MOSFETs," in *IEDM Tech.Dig.*, pp. 517–520, 1995.
- [51] C.-W. Leitz *et al.*, "Hole mobility enhancements and alloy scattering-limited mobility in tensile strained Si/SiGe surface channel metal-oxide-semiconductor field-effect transistors," *J.Appl.Phys.*, vol. 92, no. 7, pp. 3745–3751, 2002.
- [52] R. Oberhuber *et al.*, "Subband structure and mobility of two-dimensional holes in strained Si/SiGe MOSFET's," *Phys.Rev.B*, vol. 58, no. 15, pp. 9941–9948, 1998.
- [53] F. Bufler, *Full-Band Monte Carlo Simulation of Electrons and Holes in Strained Si and SiGe*. Herbert Utz Verlag, 1998.
- [54] C. Maiti *et al.*, "Hole mobility enhancement in strained-Si p-MOSFETs under high vertical field," *Solid-State Electron.*, vol. 41, no. 12, pp. 1863–1869, 1997.
- [55] T. Mizuno *et al.*, "High performance strained-Si p-MOSFETs on SiGe-on-insulator substrates fabricated by SIMOX technology," in *IEDM Tech.Dig.*, pp. 934–936, 1999.
- [56] M. Fischetti and S. Laux, "Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys," *J.Appl.Phys.*, vol. 80, no. 4, pp. 2234–2252, 1996.
- [57] M. Rieger and P. Vogl, "Electronic-band parameters in strained $\text{Si}_{1-x}\text{Ge}_x$ alloys on $\text{Si}_{1-y}\text{Ge}_y$ substrates," *Phys.Rev.B*, vol. 48, no. 19, pp. 14276–14287, 1993.
- [58] L. Kay and T.-W. Tang, "Monte Carlo calculation of strained and unstrained electron mobilities in $\text{Si}_{1-x}\text{Ge}_x$ using an improved ionized-impurity model," *J.Appl.Phys.*, vol. 70, no. 3, pp. 1483–1488, 1991.
- [59] F. Bufler *et al.*, "Full band Monte Carlo investigation of electron transport in strained Si grown on $\text{Si}_{1-x}\text{Ge}_x$ substrates," *Appl.Phys.Lett.*, vol. 70, pp. 2144–2146, 1997.
- [60] B. Fischer, *A full-band Monte Carlo charge transport model for nanoscale silicon devices including strain*. Shaker Verlag, 2000.
- [61] J. Roldan *et al.*, "Strained-Si on $\text{Si}_{1-x}\text{Ge}_x$ MOSFET mobility model," *IEEE Trans.Electron Devices*, vol. 50, no. 5, pp. 1408–1411, 2003.
- [62] F. Gamiz *et al.*, "Improving strained-Si on $\text{Si}_{1-x}\text{Ge}_x$ deep submicron MOSFETs performance by means of a stepped doping profile," *IEEE Trans.Electron Devices*, vol. 48, no. 9, pp. 1878–1885, 2001.
- [63] F. Bufler and W. Fichtner, "Scaling and strain dependence of nanoscale strained-Si p-MOSFET performance," *IEEE Trans.Electron Devices*, vol. 50, no. 12, pp. 2461–2466, 2003.
- [64] Binder *et al.*, *MINIMOS-NT Device and Circuit Simulator, User's Guide, Release 2.0*. Institut für Mikroelektronik, Technische Universität Wien, 2002. <http://www.iue.tuwien.ac.at/software/minimos-nt>.