

Efficient Calculation of Life Time Based Direct Tunneling through Stacked Dielectrics

M. Karner, A. Gehring, and H. Kosina

Institute for Microelectronics, TU Vienna, Gußhausstraße 27–29, A-1040 Wien, Austria
Phone: +43-1-58801/36016, Fax: +43-1-58801/36099, E-mail: karner@iue.tuwien.ac.at

The continuous progress in the development of MOS field-effect transistors within the last years goes hand in hand with down-scaling the device feature size. Therefore, they feature gate oxide thicknesses below two nanometers which suffer from high gate leakage currents. The use of high-k gate dielectrics provides an option to reduce the gate leakage current of future CMOS devices while retaining a good control over the inversion charge [1].

Calculation of tunneling currents is traditionally based on the assumption of a three-dimensional continuum of states at both sides of the dielectric and the conservation of parallel momentum. Using this assumptions, the tunneling current can be described by the Tsu-Esaki formula [2]. In this work, we study the calculation of gate leakage currents in CMOS devices with a SiO₂-high-k dielectric stack in inversion. In contrast to other publications [1] [3] using a Tsu-Esaki based approach, the calculation of direct tunneling currents is performed by the more rigorous life time approach [4]. Assuming quasi-bound states (QBS) with a finite life time yields the current J_{2D} . For energies greater than \mathcal{E}_{lim} , a continuum of states is assumed, which gives rise to J_{3D} as displayed in Fig. 1. Hence, the Tsu-Esaki formula is replaced by

$$J = J_{2D} + J_{3D} = \frac{k_B T q}{\pi \hbar^2} \sum_{i,\nu} \frac{g_\nu m_{\parallel}}{\tau_\nu(\mathcal{E}_{\nu,i}(m_q))} \ln \left(1 + \exp \left(\frac{\mathcal{E}_F - \mathcal{E}_{\nu,i}}{k_B T} \right) \right) + \frac{4\pi q m_{3D}}{\hbar^3} \int_{E_{min}}^{E_{max}} TC(\mathcal{E}_x, m_{diel}) N(\mathcal{E}_x) d\mathcal{E}_x ,$$

where g_ν denotes the valley degeneracy, m_{\parallel} the parallel mass, and m_q the quantization masses, which enters the SCHRÖDINGER equation, and $\tau_\nu(\mathcal{E}_{\nu,i})$ the life time of the quasi-bound state $\mathcal{E}_{\nu,i}$. For the calculation of direct tunneling in [100] silicon MOS structures, J_{2D} must be evaluated two times using $g_\nu = 2$, $m_{\parallel} = m_t$, $m_q = m_l$, and $g_\nu = 4$, $m_{\parallel} = \sqrt{m_l m_t}$, $m_q = m_t$. Tunneling from the continuum is taken into account by evaluation of the Tsu-Esaki formula, starting from the energy \mathcal{E}_{lim} , where $TC(\mathcal{E}_x)$ is the transmission coefficient of the barrier (see Fig. 2) and $N(\mathcal{E}_x)$ the supply function.

The major source of tunneling electrons in the inversion layers of MOS-structures is due to QBS [5] which follows from the SCHRÖDINGER equation. Within this work a method based on the perfectly matched layer formalism (PML), which has been applied successfully for band structure calculations in III-V heterostructure devices [6], has been used to determine the life time broadening of the QBS. It is based on a complex coordinate stretching to introduce artificial open boundary conditions in the SCHRÖDINGER equation [7]. Inserting the stretched coordinate $\tilde{x} = \int_0^x s_x(\tau) d\tau$ leads to $\partial/\partial\tilde{x} = 1/s_x(x)\partial/\partial x$. Within the PML region the stretching function $s_x(x)$ is given as $s_x(x) = 1 + (\alpha + i\beta)x^n$, with $\alpha = 1$, $\beta = 1.4$, and $n = 2$, while it is unity in the physical region. This procedure prevents reflections at the boundary of the physical region (see Fig. 3) and, therefore, the resulting system is an open-boundary system, although Dirichlet boundary conditions are applied. In contrast to cumbersome searching algorithms, this approach allows one to efficiently determine all QBS life times which are related to the imaginary parts of the complex eigenvalues of the Hamiltonian as $\tau_i = \hbar/2\mathcal{E}_i$.

With the described approach, the gate current density was evaluated for stacked SiO₂-Si₃N₄ and a single SiO₂ layer gate dielectric. The conduction band edge has been acquired from a self-consistent quantum-mechanical SCHRÖDINGER-POISSON solver as displayed in Fig. 4. The energy level, the value of the supply function, and the contribution of each QBS to the gate current density is listed in Fig. 5. In Fig. 6, the gate current density evaluated using the Tsu-Esaki formula is compared to an more accurate life time based approach. It can be seen that the current of stacked dielectric is considerably smaller. Furthermore, it is to point out that the Tsu-Esaki approach overestimates the gate current leakage under inversion. Thus, the life time based approach represents a method to accurately model direct tunneling through stacked gate dielectrics in inversion conditions. Furthermore, the PML formalism represents a more efficient scheme to calculate the lifetimes as compared to commonly applied algorithms.

- [1] E. M. Vogel *et al.*, IEEE Trans.Electron Devices **45**, 1350 (1998).
- [2] R. Tsu and L. Esaki, Appl.Phys.Lett. **22**, 562 (1973).
- [3] M. LeRoy *et al.*, J.Appl.Phys. **93**, 2966 (2003).
- [4] E. Cassan *et al.*, IEEE Trans.Electron Devices **48**, 715 (2001).
- [5] A. Gehring and S. Selberherr, in *Proc. SISPAD* (München, 2004), pp. 25–28.
- [6] S. Odermatt *et al.*, J.Appl.Phys. **97**, 046104 (2005).
- [7] M. Karner *et al.*, in *Proc. SISPAD*, *accepted for publication* (2005).




Figure 1: The potential well that arises at an nMOS inversion layer. For energies greater than ϵ_{lim} , a continuum of states exists.




Figure 2: The transmission coefficient for the evaluation of the Tsu-Esaki formula. An energy barrier as displayed in the inset of the figure was assumed.




Figure 3: The wavefunction of the first QBS and the complex stretching function are displayed in the perfectly matched layer region as well as its transition to the physical region.




Figure 4: The figure shows the energy levels and the squared wavefunctions of some quasi-bound states as obtained by the PML method.

QBS	\mathcal{E}_r [eV]	$N(E_r)$ [1]	τ [ps]	J_G [$A m^{-2}$]
1	0.14	6.3×10^{-3}	210	1.7×10^5
2	0.27	2.5×10^{-5}	160	8.6×10^2
3	0.38	3.4×10^{-7}	140	1.4×10^1
10	0.86	3.1×10^{-15}	56	3.2×10^{-6}
15	1.01	5.0×10^{-18}	93	3.1×10^{-9}

Figure 5: The QBS of the MOS-capacitor for a gate bias of 1.5V, lifetimes, values of the supply function and their contribution to the gate current density.




Figure 6: The gate current density for a single SiO_2 layer as well as a stacked $SiO_2-Si_3N_4$ dielectric calculated by using Tsu-Esaki formula and the life time based approach.