

# Transient Electro-Thermal Investigations of Interconnect Structures Exposed to Mechanical Stress

Stefan Holzer<sup>a</sup>, Christian Hollauer<sup>b</sup>, Hajdin Ceric<sup>b</sup>, Stephan Wagner<sup>a</sup>,  
Erasmus Langer<sup>b</sup>, Tibor Grasser<sup>a</sup>, and Siegfried Selberherr<sup>b</sup>

<sup>a</sup>Christian Doppler Laboratory for TCAD in Microelectronics  
at the Institute for Microelectronics, TU Vienna

<sup>b</sup>Institute for Microelectronics, TU Vienna,  
Gußhausstraße 27–29, A–1040 Wien, Austria

## ABSTRACT

Investigations of state-of-the-art integrated circuit designs clearly show that the temperature in interconnect structures is becoming the dominant and straitening factor for system performance. In this work we combine three-dimensional transient electro-thermal simulations with a finite element formulation of the thermo-mechanical stress problem in order to study the evolution and development of mechanical stress in complex layered interconnect structures at different operating conditions.

**Keywords:** Three-dimensional electro-thermal simulation, thermal stress simulation, promoting factors for electromigration, transient simulation, interconnect lines, vias, self-heating

## 1. INTRODUCTION

The everlasting shrinking of devices requires interconnect layouts which exhibit significant thermal effects. These effects have to be accurately modeled in order to obtain reasonable prediction of the interconnect behavior for the applied electrical, thermal, and mechanical operating conditions. Accordingly, the allowed operating conditions are mainly determined by the reduced electrical reliability of the interconnect structures and of the semiconductor devices due to thermal and mechanical stresses as well as electromigration. These parasitic effects, especially electromigration, have become a serious design challenge for densely packed interconnect lines.

Experimental results report that Joule heating has a strong impact on the range of the maximum allowed temperature of the global lines, despite negligible changes in the chip power density<sup>1</sup>. The existence of high temperature gradients in interconnect structures is known as a significant promoting factor for electromigration<sup>2</sup>. Furthermore, the thermal expansion mismatch between the metal lines and the passivation layer causes mechanical stress which contributes additional electromigration failures<sup>3,4</sup>.

The confinement of the interconnect metal lines by their passivation layers is essential for controlling the characteristics of the thermal stresses and their relaxation behavior. With decreasing line dimensions the confinement effect of the surrounding layers is drastically enhanced, because the passivation layers cannot be shrunk accordingly as the line dimensions do. Therefore, the stress levels increase significantly in the interconnect lines and cause an additional increase of the promoting factor for void formations. The current density becomes more dominated by diffusive ion current which is a net mass flux inside the metalization. This phenomenon starts at the weakest point in the interconnect, mostly at a grain boundary of the interconnect metal and results in migration of the metal atoms from one place to another. With the increasing concentration of tangling bonds (vacancies) caused by missing metal atoms the electrical resistivity increases as well. If the resistivity of an interconnect line exceeds a certain value, for example 120%, the interconnect can be assumed as broken. Thus, the global behavior of the device is changed.

---


Further author information: (Send correspondence to Stefan Holzer)

Stefan Holzer: E-mail: Holzer@iue.tuwien.ac.at, Telephone: +43(1)58801/36015

## 2. SIMULATION

Since the electrical characteristics of the complete system do not significantly change with stress or other mechanical phenomena occurring during standard operation we can separate the simulation within small time increments into an electro-thermal and a thermo-mechanical part<sup>5,6</sup>. This assumption holds as long as there is no void nucleation in the interconnect lines, the passivation has not been broken, or the electrical behavior is not dominated by a diffusive ion transport<sup>5</sup>.

Therefore, the simulation can be performed in two steps. The first one includes the three-dimensional transient electro-thermal simulation of the interconnect structure in order to calculate the potential and temperature distribution as well as the current density. Subsequently, a three-dimensional thermo-mechanical simulation is performed to obtain the information which is necessary for the investigation of electromigration<sup>6</sup>.



**Figure 1:** Simulation flow sequence showing the data flow between the simulators and the communication techniques.

Figure 1 shows the complete sequence of the discussed simulation flow and the additional electromigration simulator. At the beginning the electro-thermal simulation is performed which uses a file interface for communication with the thermo-mechanical simulator. After the complete electro-thermal and thermo-mechanical simulation the results are submitted to the electromigration simulator.

The WAFERSTATESERVER (WSS) format for the simulators has been recently developed at the Institute for Microelectronics and is a unified data exchange format for simulators which includes distributed attributes on unstructured two- and three-dimensional meshes, supports different meshes in one file, and allows to specify different boundary conditions.

Since this file format can be used to store different meshes in one file, it can be easily used to couple different simulators, for example the interconnect simulator STAP<sup>7</sup> and the diffusion and oxidation simulator FEDOS<sup>8</sup>, which are introduced in the following sections. This file format enables us to use input data generated by different software tools like geometric modeling tools and process simulation tools.

The output of each simulation tool we used for our investigation needs a WSS input file with the geometry of the structure and the boundary conditions as well as a separate configuration file. As a result we obtain a WSS output file which includes the investigated structures, the specified commonly distributed output parameters, and the corresponding meshes for the included attributes.

### 2.1. Electro-Thermal Model

The three-dimensional simulator STAP from the *Smart Analysis Programs (SAP)*<sup>7,9</sup> package is able to investigate interconnect structures under different electrical and thermal operating conditions. For the investigations introduced in this work the coupled electro-thermal transient simulation mode was chosen. Typical simulations take a couple of minutes up to an hour, depending on the complexity of the structure as well as the number and the quality of the chosen mesh points.

Therefore, we have to supply the simulator with the appropriate models for the electro-thermal system as well as with the parameters of the different materials.

The transient electro-thermal problem including the self-heating phenomena can be described by the three-dimensional heat conduction equation, the power loss equation, and the Laplace equation<sup>10,11</sup>:

$$\operatorname{div}(\gamma_T(T) \operatorname{grad} T) = c_p(T) \rho_m \frac{\partial T}{\partial t} - \rho, \quad (1)$$

$$\rho = \gamma_E(T) \|\operatorname{grad} \varphi\|^2, \quad (2)$$

$$\operatorname{div}(\gamma_E(T) \operatorname{grad} \varphi) = 0. \quad (3)$$

The material specific thermal conductivity is denoted by  $\gamma_T$  and the electrical conductivity by  $\gamma_E$ ,  $\varphi$  the electrical potential, and  $T$  the temperature.  $\rho$  represents the electrical power loss density,  $c_p$  the specific heat capacitance, and  $\rho_m$  the mass density.

As a solution we obtain the time-dependent distributions for the potential and for the temperature in the interconnect lines, the barriers, and in the passivation layers. This resulting temperature distribution is used to set up the mechanical problem described in the following section.

## 2.2. Thermo-Mechanical Model

The equations for the temperature-dependent stress development due to thermal expansion<sup>12</sup> can be formulated as

$$\sigma_{ij} = B\alpha(T - T_0)\delta_{ij} + \lambda\varepsilon_{kk}\delta_{ij} + 2\mu\varepsilon_{ij}, \quad (4)$$

$$\frac{\partial \sigma_{ij}}{\partial x_j} = 0, \quad (5)$$

$$\varepsilon_{ij} = \frac{1}{2} \left( \frac{\partial u_i}{\partial x_j} + \frac{\partial u_j}{\partial x_i} \right). \quad (6)$$

$B$  denotes the bulk modulus,  $\alpha$  the thermal volume expansion coefficient,  $\mu$  and  $\lambda$  are the Lamé constants,  $u_i$  the components of the local displacement vector  $\vec{u}$ , and  $x_i$  the current position vector  $\vec{x}$ .  $\varepsilon_{ij}$  and  $\sigma_{ij}$  are the components of the strain tensor  $\tilde{\varepsilon}$  and the stress tensor  $\tilde{\sigma}$ , respectively.

After finite element discretization we obtain an equation system<sup>13</sup>

$$K\vec{u} = \vec{f}, \quad (7)$$


$$\vec{f} = -B^T D \tilde{\varepsilon}_0 V, \quad (8)$$

$$\tilde{\varepsilon}_0 = \alpha(T - T_0) \mathbf{I}, \quad (9)$$

where  $K$  denotes the stiffness matrix,  $\vec{u}$  the displacement vector, and  $\vec{f}$  the force vector.  $B^T$  represents a geometry matrix and  $D$  a material matrix which depends in the elastic case only on Young's modulus and Poisson's ratio<sup>12,13</sup>.  $\mathbf{I}$  stands for the identity matrix.

The three-dimensional *Finite Element for Diffusion and Oxidation Simulator* (FEDOS)<sup>8</sup> solves these equations numerically, which takes more time than the electro-thermal simulation. Realistic structures take a couple of hours to simulate with reasonable values for the time steps and mesh points.

Thus, we have a coupling between the STAP program and FEDOS in order to obtain consistent electro-thermal and thermo-mechanical results.



**Figure 2:** A typical interconnect structure consisting of several metal lines.

### 2.3. Material Parameters

To set-up the multi-layer interconnect problem the appropriate values for the different material parameters and the desired temperature ranges have to be considered. Due to the a-priori expected high temperature the appropriate values and models for the specific temperature range have to be selected carefully in each simulator.

For the electrical and the thermal conductivities of the different materials the three-dimensional interconnect simulator STAP uses an extended second order polynomial model<sup>7,11</sup> as given in the following equations.

$$\gamma_E(T) = \frac{\gamma_{0,E}}{1 + \alpha_E(T - T_0) + \beta_E(T - T_0)^2} , \quad (10)$$

$$\gamma_T(T) = \frac{\gamma_{0,T}}{1 + \alpha_T(T - T_0)} . \quad (11)$$

The structure of these formulae is used for both the electrical conductivity  $\gamma_E(T)$  and the thermal conductivity  $\gamma_T(T)$ , where  $\gamma_0$  is the conductivity at the reference temperature  $T_0 = 300$  K,  $\alpha$  denotes the first order temperature coefficient, and  $\beta$  the second-order temperature coefficient. Depending on the process technology the values can vary by orders of magnitude.

Unknown material parameters can be derived by inverse modeling<sup>14,15</sup> or parameter extraction<sup>11</sup>. These methods assume a physical or a compact model and specify the unknown parameters as the optimization target.

With a sophisticated optimization and simulation framework like the *Simulation Environment for Semiconductor Analysis* (SIESTA)<sup>16</sup> the optimization can be performed via automatic parameter variation in order to minimize the specified target, for example the mismatch between the simulation result and measurement. Furthermore, a sensitivity analysis<sup>17</sup> can be attached using special features of SIESTA. Additional collections of material parameters can be found in documentations of device and process simulators<sup>7,18</sup>, papers concerning measurements<sup>19,20</sup>, and in databases<sup>21</sup>.

In the interconnect simulation package SAP the temperature-dependence of the material specific heat capacitance  $c_p(\tau)$  is modeled using the Shomate equation<sup>22</sup>:

$$c_p(\tau) = A + B\tau + C\tau^2 + D\tau^3 + \frac{E}{\tau^2}, \quad (12)$$

where  $\tau = T/1000$  K represents the normalized temperature. The values of the coefficients for the materials in this equation are empirical but well known and confirmed. We have chosen the values mainly from published thermo-chemical tables<sup>21</sup>.

### 3. SIMULATION RESULTS

The electro-thermal simulation has been performed with STAP in the transient electro-thermal mode. The subsequent simulation step for the local stress analysis has been performed with the stress calculation module of FEDOS.

We have investigated the interconnect structure shown in Figure 1 in which the copper interconnect lines are embedded in silicon dioxide  $\text{SiO}_2$ , silicon nitride  $\text{Si}_3\text{N}_4$  passivation layers, and titanium nitride TiN barrier layers. The lower and the upper interconnect lines are connected with vias in the middle of the structure. Also these vias consist of copper Cu and the corresponding barrier of titanium nitride TiN at the interfaces between copper and every other material. On the bottom is a heat sink (bulk silicon), which is stabilized at a constant temperature<sup>23</sup> ( $T = 330$  K).


For the electrical boundary conditions we have applied positive voltages at the lower copper lines which are switched on at the beginning of the simulation time ( $t = 0$ ). At the upper metal lines we have applied zero bias.

The temperature distribution for the materials  $\text{SiO}_2$  and  $\text{Si}_3\text{Ni}_4$  at  $t = 25 \mu\text{s}$  is depicted in Figure 3. This temperature distribution is mainly determined by Joule heating of the interconnect lines. This figure shows only the passivation layers' silicon oxide, silicon nitride, and titanium nitride, because the temperature gradient inside the copper line is negligible compared to the gradients in the other materials.

Figure 3 shows large temperature gradients in  $\text{SiO}_2$  between the lower lines of the interconnect. Between the upper copper lines and the top above the upper interconnect lines there is only a small temperature gradient. This phenomenon results from the high thermal conductivity of copper compared to all other materials used in this structure. The thermal conductivity in copper is twice as large as the thermal conductivity in aluminum. Moreover, the simulations show that Joule heating has a stronger impact on the temperature distribution as previously expected from the well-known data from aluminum interconnects.<sup>11</sup>

Using this resulting temperature distribution we can determine the distribution of the pressure in order to obtain the corresponding hydrostatical stress distribution caused by self-heating of the interconnect lines. We have to calculate the pressure by the following equation<sup>12</sup>:

$$p = -\frac{\text{trace}[\sigma]}{3} = -\frac{\sigma_{11} + \sigma_{22} + \sigma_{33}}{3}. \quad (13)$$




**Figure 3:** The temperature distribution [K] in the barrier TiN, the passivation layers SiO<sub>2</sub>, and Si<sub>3</sub>Ni<sub>4</sub>. The large temperature gradients near the lower metal lines result from the temperature difference between the heat sink and the self-heated metal lines.

We obtain the pressure distribution inside the interconnect lines which is shown in Figure 4. As expected, the areas with the highest peak values are located either at edges of the surface, at material interfaces inside the interconnect, or at locations where the current density exhibits large gradients.

Over wide ranges in the interconnect materials we have an expanding behavior of the interconnect metal and therefore a positive, compressive pressure which is quite small compared to the peak values in the vias. At the regions of the critical parts like vias and edges of the interconnect structure we can see a compressive behavior as shown in Figure 4. The pressure reaches large values at the well-known high risk areas. This phenomenon can be explained by the different thermal expansion coefficients of the materials used in this structure.

#### 4. CONCLUSION

We demonstrated the coupling of three-dimensional transient electro-thermal simulations with self-heating and three-dimensional thermo-mechanical simulation for a realistic interconnect structure. Thereby we obtained the appropriate input data for the analysis of electromigration in order to reasonably estimate reliability and to construct interconnect design rules.



**Figure 4:** The pressure distribution [Pa] in the interconnect lines and vias shows large gradients at the material interfaces. The regions most affected are the bottom of the vias.

The results from Figure 4 show that a peak pressure is generated at the bottom of the copper interconnect vias, which depicts this area as the one with the highest risk for electromigration.

The vias in general and the edges of interconnect are also highly stressed due to the temperature increase during operation via Joule heating and the stress induced due to the thermal mismatch of the interconnect materials which is caused by the temperature gradient and the different thermal volume expansion coefficients. In addition, also areas with high current densities have to be considered. In combination with large temperature gradients these areas show also large vacancy concentrations due to high ion current densities<sup>5</sup> which cause a higher mass flux of copper atoms and therefore also an increase of one of the promoting factors for electromigration.

#### ACKNOWLEDGMENT

This work has been partly supported by the European Commission with the projects MULSIC, IST-2000-30133 and PROMENADE, IST-2002-2312.

## REFERENCES

1. K. Banarjee and A. Mehrotra, "Coupled Analysis of Electromigration Reliability and Performance in ULSI Signal Nets," *Proc. 2001 International Conference on Computer-Aided Design*, pp. 158–164, 2001.
2. R. Kirchheim, "Stress and Electromigration in Al-Lines of Integrated Circuits," *Acta Metallurg. ET Mater.* **40**(2), pp. 309–323, 1992.
3. D. Dalleau and K. Weide-Zaage, "Three-Dimensional Voids Simulation in Chip Metallization Structures: A Contribution to Reliability Evaluation," *Microelectron. Reliab.* **41**(9-10), pp. 1625–1630, 2001.
4. X. Yu and K. Weide, "A Study of the Thermal, Electrical, and Mechanical Influence on Degradation in an Aluminum-Pad Structure," *Microelectron. Reliab.* **37**(10-11), pp. 1545–1548, 1997.
5. H. Ceric, *Numerical Techniques in Modern TCAD*. Dissertation, Technische Universität Wien, 2005.
6. H. Ceric, R. Sabelka, S. Holzer, W. Wessner, S. Wagner, T. Grasser, and S. Selberherr, "The Evolution of the Resistance and Current Density During Electromigration," *Proceedings SISPAD Conference*, pp. 331–334, 2004.
7. R. Sabelka and S. Selberherr, "A Finite Element Simulator for Three-Dimensional Analysis of Interconnect Structures," *Microelectronics Journal* **32**, pp. 163–171, 2001.
8. H. Ceric, A. Hoessinger, T. Binder, and S. Selberherr, "Modeling of Segregation on Material Interfaces by Means of the Finite Element Method," in *Proc. MATHMOD*, pp. 445–452, (Vienna, Austria), Feb. 2003.
9. Institute for Microelectronics, *The Smart Analysis Programs*. Technische Universität Wien, Austria, 2003.
10. C. Harlander, R. Sabelka, R. Minixhofer, and S. Selberherr, "Three-Dimensional Transient Electro-Thermal Simulation," in *5th THERMINIC Workshop*, pp. 169–172, (Rome, Italy), 1999.
11. S. Holzer, R. Minixhofer, C. Heitzinger, J. Fellner, T. Grasser, and S. Selberherr, "Extraction of Material Parameters Based on Inverse Modeling of Three-Dimensional Interconnect Fusing Structures," *Microelectronics Journal* **35**(10), pp. 805–810, 2004.
12. F. Ziegler, *Mechanics of Solids and Fluids*, Springer, New York, 1995.
13. O. Zienkiewicz, *The Finite Element Method: Basic Formulation and Linear Problems*, McGraw-Hill, England, 1987.
14. C. Heitzinger, J. Fugger, O. Häberlen, and S. Selberherr, "Simulation and Inverse Modeling of TEOS Deposition Processes Using a Fast Level Set Method," in *Simulation of Semiconductor Processes and Devices*, pp. 191–194, (Kobe, Japan), Sept. 2002.
15. R. Strasser, R. Plasun, M. Stockinger, and S. Selberherr, "Inverse Modeling of Semiconductor Devices," in *Proc. SIAM Conference on Optimization 1999*, p. 77, (Atlanta, USA), 1999.
16. Institute for Microelectronics, *SIESTA – The Simulation Environment for Semiconductor Technology Analysis, Version 1.1std*. Technische Universität Wien, Austria, 2003.
17. S. Holzer, A. Sheikoleslami, S. Wagner, C. Heitzinger, T. Grasser, and S. Selberherr, "Optimization and Inverse Modeling for TCAD Applications," in *SNDT 2004, Symposium on Nano Devices Technology 2004*, pp. 113–116, (Hsinchu, Taiwan), May 2004.
18. Institut for Microelectronics, *MINIMOS-NT 2.1 User's Guide*. Technische Universität Wien, Austria, 2004.
19. S. Selberherr, *Analysis and Simulation of Semiconductor Devices*, Springer, Wien, New York, 1984.
20. K. Yamaguchi and K. Itakagi, "Measurement of High Temperature Heat Content of Silicon by Drop Calorimetry," *Journal of Thermal Analysis and Calorimetry* **69**, pp. 1059–1066, 2002.
21. M. Chase, "NIST-JANAF Thermochemical Tables, Fourth Edition," *J. Phys. Chem. Ref. Data*, pp. 1–1951, 1998.
22. A. Cezairliyan, *Specific heat of solids*, Hemisphere Publishing Corp., 1988.
23. R. Sabelka, *Dreidimensionale Finite Elemente Simulation von Verdrahtungsstrukturen auf Integrierten Schaltungen*. Dissertation, Technische Universität Wien, 2001.