

UBIQUITOUS RELAXATION IN BTI STRESSING—NEW EVALUATION AND INSIGHTS

B. Kaczer, T. Grasser¹, Ph. J. Roussel, J. Martin-Martinez², R. O'Connor, B. J. O'Sullivan, G. Groeseneken³

IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

¹ CDL for TCAD, IµE, TU Wien, Austria; ² visiting from UA Barcelona, Spain; ³ also ESAT Department, KU Leuven, Belgium
phone: +32 (16) 281-557, fax: +32 (16) 281-706, e-mail: Ben.Kaczer@imec.be

ABSTRACT

The ubiquity of threshold voltage relaxation is demonstrated in samples with both conventional and high-k dielectrics following various stress conditions. A technique based on recording short traces of relaxation during each measurement phase of a standard measure-stress-measure sequence allows monitoring and correcting for the otherwise-unknown relaxation component. The properties of relaxation are discussed in detail for pFET with SiON dielectric subjected to NBTI stress. Based on similarities with dielectric relaxation, a physical picture and an equivalent circuit are proposed.

INTRODUCTION

Bias-temperature instabilities (BTI) in CMOS technologies with advanced gate stacks are currently at the forefront of reliability concerns. Accurate evaluation of BTI degradation, necessary for correct lifetime extrapolation, is proving far from straightforward. On one hand, on-the-fly techniques are hampered by experimental difficulties with recording the initial (time = 0 s) state of the stressed device under test (DUT) and with deconvoluting FET parameter (mobility and threshold voltage V_{th}) shifts [1]. On the other hand, standard measure-stress-measure (MSM) techniques used by most in industry, give hard-to-compare results due to ignored or unknown relaxation of the measured parameters, such as the FET threshold voltage shift ΔV_{th} .

The ΔV_{th} relaxation is typically observed to span many decades in time, from microseconds or possibly less [2,3] to days (Fig. 1) [4-6] indicating an underlying *dispersive* mechanism [7]. In an early attempt to circumvent the problem of V_{th} relaxation, we have designed a technique to speed up the evaluation of ΔV_{th} [6,8]. This measurement technique, now considered for a JEDEC standard, is based on a rapid, single-point measurement of $I_{D,lin}$ at $\sim V_{th}$. As is apparent from Fig. 1, however, achieving full correction of V_{th} relaxation with this technique is literally an uphill battle. This is because typical standard semiconductor analyzer equipment, capable of taking a current measurement in ~ 0.1 s, will only measure an unknown fraction of the recovery already in full progress. Extrapolation of thus-obtained data is then less than meaningful. Circumventing this problem is potentially possible with ultra-fast measurement setups [9], which at the moment, however, are still highly custom-specific and used by a few research groups only.

In this work we focus on MSM measurements with commonly-available off-the-shelf semiconductor analysis equipment. We show that far more insight into the BTI processes can be gained by abandoning the as-fast-as-possible approach and instead recording a short portion of recovery during every measurement phase. Then, by making an assumption about the behavior of BTI recovery [10,11], these short individual traces can be fitted together and the recoverable R and permanent P components of BTI degradation can

be separated, *independently* evaluated and extrapolated to operating conditions.

The subject of lifetime extrapolation *per se* is not elaborated on in this work [12,13]. Here we underline the importance of ΔV_{th} relaxation (i.e., the R component) on lifetime projection and we discuss its properties. Using the described measurement technique we have found that the relaxation of ΔV_{th} is prevalent in all studied systems so far (e.g., SiON pFET and nFET, NBTI and PBTI, AC NBTI, high-k pFET NBTI, substrate hot-carrier stress, etc.). Furthermore, based on more extensive evaluation of relaxation in ultrathin SiON pFETs, we show that ΔV_{th} relaxation has some properties similar to dielectric relaxation [14,15]. We emphasize that these similarities are *purely phenomenological*, stemming solely from both mechanisms being dispersive in nature. However, we show that lessons learnt from the analogies could be useful both for circuit simulation of ΔV_{th} relaxation and its microscopic modeling.

MEASUREMENT TECHNIQUE

Experimental considerations and technique description

Standard FETs with preferably short gate length L (~ 0.13 to 0.5 μm) and wide gate width W (~ 10 μm) to maximize FET current are used. The DUT is biased with small V_D (typically ± 50 mV) and $V_S =$




FIG. 1: RELAXATION OF ΔV_{th} IN PFET WITH 1.4 nm SiON, MEASURED AS ILLUSTRATED IN FIGS. 2B, C, AND D. THE LOGARITHMIC TRANSIENT SPANS 8 DECADES AND MOST LIKELY STARTS ALREADY WELL BELOW 1 ms. CONVENTIONAL EQUIPMENT CAPABLE OF TAKING A READING IN ~ 0.1 s MEASURES THE SUM OF AN UNKNOWN FRACTION F OF THE RECOVERABLE COMPONENT R ON TOP OF THE PERMANENT DEGRADATION COMPONENT P . ANY EXTRAPOLATION USING THUS EXTRACTED ΔV_{th} IS QUESTIONABLE.




FIG. 2: (A) PREVIOUS “FAST” AND (B) THE NEW BTI EVALUATION TECHNIQUES. UNLIKE THE “FAST” TECHNIQUE (A), EACH “MEASURE” PHASE IS NOW DESIGNED TO COLLECT MAXIMUM INFORMATION ABOUT RELAXATION IN A SHORT INTERVAL (B). “R1”, “R2”, “R3”, AND “LOG” REPRESENT DIFFERENT SAMPLING RATES TO EFFICIENTLY COVER LOGARITHMIC TIME SCALE. (C) DUT BIAS DURING MEASUREMENT AND (D) AN ILLUSTRATION OF THE POST-STRESS FET CURRENT-TO- ΔV_{th} CONVERSION.

0V (Fig. 2c). This ensures that the stress voltage applied across the gate dielectric is approximately uniform. As in the case of the “fast” NBTI evaluation technique (Fig. 2a) [6], an initial I - V_G characteristic (Fig. 2d) is first recorded to obtain a conversion “table” for all subsequent FET current (I_S or I_D) measurements. To minimize any unaccounted stressing of the DUT, care should be taken to measure this I - V_G curve only up to $\sim V_{meas}$. The value of V_{meas} is typically chosen around V_{th} of the unstressed DUT [1], where the FET current is sufficiently high (~ 50 – $100 \times W/L$ nA) so that the measurement equipment can discern fractional changes in this current [16].

The DUT is then subjected to a preprogrammed MSM sequence of gate voltages V_G , comprising of alternating stress phases at V_{stress} and measure (or “relaxation”) phases at V_{meas} (Figs. 2a and b). Small V_D remains applied and the FET current is recorded during the entire sequence. The additional data collected during the stress phases are equivalent to on-the-fly measurements for the respective phases and can provide further information about the DUT behavior [17]. We also found it beneficial to monitor the initial FET current for ~ 100 s before V_{stress} is applied (see Fig. 2b) to ascertain the DUT is stable at V_{meas} . As is typical in most BTI experiments, the duration of stress phases is geometrically increased to cover several decades.

The new V_G waveform (Fig. 2b) differs in the design of the measure phase. In the previous “fast” BTI evaluation technique, each measure phase was performed as fast as possible (~ 0.2 s on HP4156) and typically only one current point was recorded (see Fig. 2a). In the new measurement scheme (Fig. 2b), each measure phase is designed to collect maximum amount of information about relaxation in the short interval. A fixed time of ~ 12 s is used in this work; a fixed fraction (e.g. 1/100) of the next stress phase duration is also possible [13, 16].

Direct-to-buffer functionality of grouped Keithley 2602 digital multi-meters (DMM’s) is employed in our setup to capture data at short times. The data-sampling rate is sequentially reduced (“r1”,

“r2”, “r3” in Fig. 2b) by a script running directly on the DMM to cover the 12 s interval approx. uniformly on a logarithmic scale, resulting in efficient use of the DMM memory. Long-integration time DMM measurements with exponentially distributed delays (“log” in Fig. 2b) are added to the fast-buffer sequence for long relaxation measurements, typically the last measure phase of the MSM sequence.

The measurement sequence is concluded with a final I - V_G characteristic to check the DUT. Finally, the FET current data recorded during the MSM sequence are converted to ΔV_{th} using the initial I - V_G , as illustrated in Fig. 2d [6].

The entire experiment (Keithley 2602 DMMs, Süss PA300 probe station, thermo chuck) is in our case controlled over GPIB from a PC using a framework of perl script subroutines. The use of high level programming language facilitates simple tasks, such as reformatting low-level GPIB data and processing results, but also allows e.g. preprogramming long experiments on many DUTs and even making decisions (e.g. “skipping” faulty devices) while running unattended.

Measurement technique advantages

Once the FET has been exposed to BTI stress, its out-of-equilibrium parameters will relax over many time scales, from microseconds (or less) to days (or more). These distributed-time-scales parameter transients cannot be therefore “waited out” during reasonable time (see Fig. 1). Due to the same property of the relaxation component, also the “obvious” solution to accelerate relaxation before sensing is far from trivial. As it is shown in Fig. 3, relaxation can be accelerated by applying opposite (positive for pFET) voltage after stress is removed. Even after such acceleration, the relaxation takes 10^3 – 10^4 s to approach within 10% of the final P value [13]. Choosing the acceleration voltage is also problematic—applying too high opposite voltage results in BTI stress and *defect creation* of its own (see the $V_{relax} = +2$ V curve in Fig. 3).




FIG. 3: DUE TO THE DISPERSIVE NATURE OF THE RELAXATION COMPONENT, APPLICATION OF OPPOSITE VOLTAGE (+0.5 AND +1 V ON A pFET) DOES NOT RESULT IN IMMEDIATE RECOVERY. FURTHER INCREASE IN RECOVERY-ACCELERATING VOLTAGE (+2 V) LEADS TO BTI STRESSING OF THE DEVICE.




FIG. 4: SCHEMATIC ILLUSTRATION OF THE EFFECT OF RELAXATION ON BTI MSM MEASUREMENTS. DUE TO IMMEDIATE RELAXATION OF ΔV_{th} DEGRADATION AT THE END OF EACH STRESS PHASE (CF. FIG. 1), A SINGLE-POINT “FAST” (FIG. 2A), OR SLOWER $I-V_G$ MEASUREMENTS (OPEN CIRCLES) OF THE DEGRADATION WILL GIVE APPROXIMATELY POWER-LAW DEPENDENCE ON STRESS TIME. WHEN THE RELAXATION TREND AT EACH STRESS TIME (SOLID CIRCLES) IS RECORDED, THE RECOVERABLE COMPONENT CAN BE EXTRAPOLATED TO $t_{relax} = 0$ OR $t_{relax} = \infty$ (I.E., P).

The dispersive property of the parameter relaxation is the crux of the problem of MSM BTI characterization. The main advantage of the new MSM measurement scheme is its ability to record not only the ΔV_{th} shift, but also the *relaxation trends at each point of stress*, which constitute *additional information* about the system in a “constant state of motion” [18]. Provided the transient behavior is understood, the “full” recoverable component at $t_{relax} = 0$ can be extrapolated and separated from the permanent damage. The comparison of the technique with previous MSM techniques recording a single point per sensing phase is schematically depicted in Fig. 4.

Measurement technique caveats and drawbacks

Before we discuss experimental results obtained using the described technique, namely the properties of the relaxing component, we briefly summarize possible experimental caveats and drawbacks of the technique.

Firstly, it is essential that the technique is only applied to devices showing stable FET current when V_{meas} is applied before the application of stress. This is checked by monitoring each DUT at V_{meas} for 100 s (see Fig. 2b).

The pivotal assumption of the measurement technique is that at V_{meas} , *all changes in the recorded FET current are due to ΔV_{th} only*. Choosing $V_{meas} \sim V_{th}$ minimizes influences of both subthreshold slope and mobility changes [1]. Other factors potentially influencing the FET current during measurement include changes in gate oxide leakage (SILC and soft breakdown) and in drain junction leakage (since $V_D \neq 0V$). The latter issue, occurring e.g. in FETs with small-band gap Ge substrates [19] can be reduced by monitoring the source current, since $V_S = V_B = 0V$. Presence of all other current perturbations should be checked by comparing the shapes and magnitudes of all currents of the initial and final $I-V_G$ characteristics.

Finally, it is crucial to check the *actual waveform* (Fig. 2b) applied on the gate of the DUT with an oscilloscope. For example, some measurement setups can momentarily dwell at 0V *during each voltage transition*. The degradation at measure voltage then appears smaller due to the inadvertently accelerated relaxation, as illustrated in Fig. 3.

RESULTS AND DISCUSSION

Examples of relaxation ubiquity

Fig. 5 shows examples of data collected on both SiON and high-k samples under various stress conditions. *In all cases, relaxation of ΔV_{th} is apparent*, underlying the need to record and evaluate the recovery in detail. Also note that on all samples the (final topmost) relaxation is observed to stretch over 6 decades in time, with no apparent sign of saturation at either the short or long relaxation times. In contrast to that, the 1-exp(-t/τ) discharge of traps with a single τ occurs over ~1.4 decades in time (assuming transition from 10% to 90%), while the Reaction-Diffusion (RD) model [20] relaxation is expected to occur over ~3.8 decades in time (10%—90%) [10]. From this we conclude that in all cases in Fig. 5 the relaxation is most likely controlled by a *dispersive* mechanism with widely distributed time scales [7, 11].

We have noticed that while the relaxation is always present, its relative magnitude compared to the overall degradation can vary among samples and stress conditions. While the relaxation is dominant after both NBTI and PBTI in pFETs with both SiON and high-k gate oxides, in some cases, such as hot channel electron injection (HCI) in SiON nFET’s, it could be less pronounced (not shown). In such a system [21], relaxation can likely be ignored in the first approximation.

Properties of the recoverable component

The ubiquitous recoverable component is studied in more detail on pFET’s with 1.4 nm EOT SiON dielectrics subjected to NBT stress (unless otherwise noted). In particular we discuss its following properties: universality and relaxation time, stress time, voltage, temperature, and AC stress duty cycle dependences.

Relaxation time dependence—universality of relaxation

Previously we have noticed [6,13] that the long, log-like BTI relaxation transients can be well described by




FIG. 5: EXAMPLES OF UBIQUITY OF ΔV_{th} RELAXATION: (A) SiON pFET AFTER PBTI STRESS, (B) pFET WITH METAL GATE/HIGH-K STACK AFTER NBTI STRESS (NOTE STRONG RECOVERY DURING EACH MEASUREMENT), (C) SiON nFET AFTER SUBSTRATE HOT CARRIER STRESS AT ROOM T ($V_B = -1.5$ V, $I_{inj} = 5$ mA; NOTE ENHANCED “OFFSET” DUE TO PERMANENT COMPONENT GENERATION), (D) SHORT $L = 0.13$ μm SiON pFET AFTER ~ 1 GHz AC NBTI STRESS (NOTE DISTINCT STEPS LIKELY CORRESPONDING TO RECOVERY OF INDIVIDUAL STATES). EXPERIMENTAL DATA (SYMBOLS) ARE FITTED WITH EQS. 1-3 (LINES).

$$r(\xi) = \frac{1}{1 + B\xi^\beta}, \quad (1)$$

where $\xi = t_{relax}/t_{stress}$ is the *universal* (dimensionless) relaxation time. Here, t_{stress} is the *total* (cumulative) stress time, while t_{relax} is measured from the end of the last stress phase; B is a scaling parameter. The functional form of Eq. 1 has properties similar to a stretched exponential, which is often invoked to describe relaxation of dispersive systems, and β has the attributes of a dispersion parameter [7].

The *universality* of BTI relaxation, i.e. its property of scaling with the universal relaxation time ξ , is the intrinsic property of the RD model. Universality of BTI relaxation was also observed and discussed in Ref. [22].

The assumption of universality of BTI relaxation allows us to fit all short relaxation transient “snapshots” measured during each measure phase with a single set of parameters B and β for each MSM sequence [13]. The fitting procedure further assumes

$$\Delta V_{th}(t_{stress}, t_{relax}) = R(t_{stress}, t_{relax}) + P(t_{stress}), \quad (2)$$

and

$$R(t_{stress}, t_{relax}) = R(t_{stress}, t_{relax} = 0) r(\xi). \quad (3)$$

In Eq. 3, $R(t_{stress}, t_{relax} = 0)$ represents the “full” recoverable component extrapolated to $t_{relax} = 0$.

The fits for a diverse combination of samples and stressing conditions are shown in Fig. 5. In all the cases, Eq. 3 fits the relaxation data well. β is typically between 0.14 and 0.20 for all pFET samples (both SiON and Hf-based high-k dielectrics) subjected to NBTI stress.

While we observe the universality of relaxation in most production-quality gate stacks (with either SiON or Hf-based dielectrics on Si substrates), we have noticed that relaxation does not fully follow Eq. 3 in some very experimental gate stacks, such as those based on Ge substrates [19], dielectrics containing Dy and La, etc. [23,24]. In those systems, an *additional* mechanism, such as a strong trap level in the dielectric, is suspected to be active during relaxation. Recording the relaxation transients in such cases is still beneficial, as it exposes processes in the sample that would be otherwise overlooked during standard BTI analysis [24].

Stress time dependence

The above-described fitting procedure is now applied to extract the recoverable component for every measure phase of the NBTI MSM sequence. The semi-log plot in Fig. 6a shows $R(t_{stress}, t_{relax} = 0)$ as function of the cumulative stress time t_{stress} . $R(t_{stress}, 0)$ appears to scale as log of t_{stress} [2,22].

We note that because of the relatively small increase of $R(t_{stress}, 0)$ in the measured range of t_{stress} , the same data will also appear to follow a power law in a log-log plot, however, with a very small exponent of 0.04–0.06. This is consistent with ΔV_{th} data extracted in some ultra-fast measurements [9], which observe exponents $< \sim 0.1$. Ultra-fast measurements are able to capture a much larger part of the relaxing component (see Figs. 1 and 4) and consequently, the measured ΔV_{th} dependence will be dominated by this component.




FIG. 6: DEPENDENCE OF THE RECOVERABLE COMPONENT R ON (A) STRESS TIME AND (B) STRESS VOLTAGE. R APPEARS TO INCREASE LOGARITHMICALLY WITH STRESS TIME (A) AND SUPERLINEARLY ON $V_{stress} - V_{meas}$ (B). DASHED LINE: FIT ASSUMING $(V_{stress} - V_{meas})^2$.

Voltage dependence

Voltage dependence of the recoverable component is studied by plotting $R(t_{stress} = 6000$ s, 0) from Fig. 6a versus the $V_{stress} - V_{meas}$, i.e. the voltage increase applied during stressing. Since V_{meas} was chosen $\sim V_{th}$ of the fresh device (see above), $V_{stress} - V_{meas}$ is approximately proportional to the electric field in the oxide during stress. Scaling of the BTI mechanism with the oxide electric field has been generally accepted [25]. In Fig. 6b it is observed that the dependence of $R(t_{stress}, 0)$ on this quantity is superlinear, close to the second power [26].

Temperature dependence

$R(t_{\text{stress}}, 0)$ is weakly temperature dependent, with activation energy ~ 80 meV, as shown in Fig. 7. Interestingly, the “dispersion parameter” β (extracted at different temperatures, not shown) is seen to be *independent of temperature*, which contrasts with the predictions of dispersive hydrogen transport models [6,10].




FIG. 7: TEMPERATURE DEPENDENCE OF THE R AND P COMPONENTS. THE RECOVERABLE COMPONENT R CHANGES BY A FACTOR OF ~ 3 IN THE MEASURED T RANGE OF 25 – 200 °C. P APPEARS TO BE NON-ARRHENIUS [13].




FIG. 8: (A) TOTAL DEGRADATION ΔV_{th} AFTER 6000 s OF UNIPOLAR NBTI STRESS SHOWS A DISTINCTIVE DEPENDENCE ON THE DUTY FACTOR DF . DATA AT DIFFERENT RELAXATION TIMES ARE SHOWN. (B) RECOVERABLE R AND PERMANENT P COMPONENTS EXTRACTED FROM DATA IN (A). PLATEAU-LIKE SHAPE OF DF DEPENDENCE IS DUE TO R AND CAN BE QUALITATIVELY EXPLAINED BY EQ. 1 WITH $\xi = 1/DF - 1$ (EQ. 6) ACTING ON THE TIME SCALE OF A SINGLE AC STRESS PULSE.

AC stress duty cycle dependence

Although the properties of degradation after constant (static or DC) BTI stress are important, they are of limited use for digital CMOS applications with continuously switching FET devices. It has been generally observed that dynamic (i.e., AC) unipolar NBTI stress with 50% duty cycle results in about $\frac{1}{2}$ degradation of the equivalent static stress [20]. The dependence on the duty cycle (called duty factor or DF here), however, has been seldom studied. In Ref. [27] we have reported for the first time a ΔV_{th} -DF dependence with an inflection point around DF $\sim 50\%$. Qualitatively identical dependence, re-measured with the new MSM technique is shown in Fig. 8a. We argue that this distinctive shape in Fig. 8a is a fundamental feature of BTI relaxation and should serve as a touchstone for all proposed NBTI models.

Fig. 8b shows the full recoverable R and the permanent P components extracted from data in Fig. 8a. As can be seen, the particular shape of the DF dependence is chiefly due to the recoverable component R .

We also note a peculiar property of Eq. 1—when applied on the microsecond scale, it qualitatively explains the R - DF dependence in Fig. 8b [28]. Assuming (see inset of Fig. 8b)

$$DF = \frac{t_s}{t_s + t_r} = \frac{1}{1 + t_r/t_s}, \quad (4)$$

where t_s and t_r are now the stress and relaxation times *within each cycle*, we obtain

$$DF = \frac{1}{1 + \xi} \quad (5)$$

and hence,

$$\xi = \frac{1}{DF} - 1. \quad (6)$$

Fig. 8b shows the excellent fit of $\text{const} \times r(1/DF - 1)$ to the extracted $R(t_{\text{stress}}=6000 \text{ s}, 0)$ component.

Curie-von Schweidler-like behavior of BTI relaxation

The ubiquitous recoverable component is studied in more detail by recording ΔV_{th} recovery for 8 decades of time. As can be seen in Figs. 9a and b, both the continuous and the pulse-like stress result in a logarithmically decreasing ΔV_{th} over the full time range.




FIG. 9: ΔV_{th} RELAXATION AFTER (A) CONTINUOUS AND (B) PULSE-LIKE NBTI STRESS. THE FIRST DERIVATIVES, CORRESPONDING TO GATE RELAXATION CURRENT, FOLLOW $1/t_{\text{relax}}^a$ OVER 8 DECADES [$a = 1.08$ AND 1.14 IN (A) AND (B) RESPECTIVELY]. THE DERIVATIVES WERE CALCULATED USING WEIGHTED INTEGRAL FITTING OF B-SPLINE SEQUENCES THROUGH THE RELAXATION DATA.




FIG. 10: THE BEHAVIOR OF THE 1ST DERIVATIVES OF RELAXATION TRANSIENTS IN FIG. 5, ALSO KNOWN AS THE CURIE-VON SCHWEIDLER LAW, SUGGESTS APPLYING SIMILAR (A) CIRCUIT AND (B) MICROSCOPIC MODELS TO BTI RELAXATION.

We now note that a displacement current through a capacitor formed by the FET gate stack is proportional to $-dV_{th}/dt$. The calculated 1st derivatives of $\Delta V_{th}(t)$, corresponding to a relaxation *current*, follow almost perfectly $1/t^a$ dependence with $a \approx 1$ over the entire wide measurement range. This is not entirely surprising, considering that $r(\xi) \sim \log(\xi)$ for $\xi \sim 1$ [6] and $d\log(t)/dt = 1/t$. Capacitor current decaying as $1/t^a$ is associated with several mechanisms [29], notably oxide trap discharging and dielectric relaxation (the so-called Curie-von Schweidler law) [14,15]. The latter is typically depicted as a capacitor with parallel exponentially-distributed RC elements for circuit modeling applications (Fig. 10a) [14] or a double-well system with distributed barriers and well depths (Fig. 10b) [15].

Implications for physical modeling

Charge trapping and interface state creation (due to hydrogen depassivation) are the mechanisms most frequently invoked to explain BTI. Relaxation of the BTI degradation, i.e., the recoverable component R , is then typically ascribed to interface state hydrogen repassivation [20] or to neutralization of trapped charge [30], while the permanent damage has been related to unpassivated interface states [30] and to deep hole traps [31,32]. This discussion implies it is theoretically possible that i) two independent mechanisms are respectively responsible for the R and P components, but also that ii) *a single mechanism is responsible for both degradation components*. The microscopic picture suggested in Fig. 10b provides a new impulse for physical modeling of BTI phenomena in general, but also for investigating the possibility of a single common cause for both degradation components [17].




FIG. 11: (A) FOR CIRCUIT MODELING OF A FET UNDER STRESS, ΔV_{th} IS SIMULATED BY VOLTAGE SOURCES REPRESENTING THE PERMANENT COMPONENT P , INCREASING WITH CUMULATIVE STRESS, AND THE RECOVERABLE COMPONENT R , CALCULATED USING CIRCUIT IN (B). (B) *NON-LINEAR* CONDUCTANCES (SIMULATED BY 2 DIODES PER ELEMENT) COMBINED WITH GEOMETRICALLY DISTRIBUTED CAPACITANCES CORRECTLY REPRODUCE SEVERAL PROPERTIES OF THE RECOVERABLE COMPONENT DISCUSSED IN THIS WORK.

Implications for electrical modeling

In order to study the reliability of CMOS circuits, an equivalent circuit for a FET emulating the effect of an *arbitrary* BTI sequence is needed. In its simplest form, the permanent and recoverable parts of the threshold voltage shift can be introduced as shown in Fig. 11a. We find that most properties of the *recoverable* component discussed above can be reproduced when ohmic resistors in each RC element in Fig. 10a are replaced with a *non-linear* component (simulated by 2 diodes with different parameters, see Fig. 11b). While this non-linear component is fixed for all elements, the capacitor values are varied by a factor of 10 from element to element. 20 elements are used in the calculation, carried out in the C language for speed, but cross-checked in the ADS circuit simulator. The threshold voltage shift at any moment is assumed to be proportional to the simple average of voltages on all capacitors, i.e., no weighting of elements is assumed for simplicity.

The equivalent circuit qualitatively correctly reproduces the logarithmic relaxation after BTI stress (Fig. 12; cf. Fig. 1), logarithmic increase during stress (Fig. 13a; cf. Fig. 6a), and even the superlinear voltage dependence (Fig. 13b; cf. Fig. 6b).




FIG. 12: CALCULATION WITH THE EQUIVALENT CIRCUIT IN FIG. 8B SHOWS THE LONG, LOG-LIKE TRANSIENTS OF THE RECOVERABLE COMPONENT CORRECTLY REPRODUCED FOR BOTH DC ($DF = 100\%$) AND AC ($DF < 100\%$) BTI STRESS (CF. FIG. 1).




FIG. 13: CALCULATION OF THE RECOVERABLE COMPONENT AS PER FIG. 8B CORRECTLY REPRODUCES (A) THE LOG-LIKE INCREASE WITH STRESS TIME (CF. FIG. 6A) AND (B) THE SUPERLINEAR DEPENDENCE ON STRESS VOLTAGE (CF. FIG. 6B).




FIG. 14: THE PLATEAU IN DF DEPENDENCE OF R IS ALSO QUALITATIVELY WELL REPRODUCED, AS IS THE DECREASE WITH INCREASING RELAXATION TIME (CF. FIG. 8A, WHICH, HOWEVER, SHOWS THE SUM OF $R(t_{stress}, t_{relax})$ AND P).

The equivalent circuit in Fig. 11b also reproduces the recoverable component being *independent* of frequency (not shown) [27]. The circuit in the simple form cannot be used to study temperature effects, as the temperature dependence of the diode current results in a trend opposite to the observation in Fig. 7.

Most importantly, however, the equivalent circuit correctly reproduces the distinctive dependence on the duty factor (Fig. 14; cf. Fig. 8) for AC BTI stress. Note also that the value at $DF = 50\%$ is about half of the degradation at DC ($DF = 100\%$) for all relaxation times. This could explain why approximately $\frac{1}{2}$ the degradation in AC stress wrt DC stress is commonly observed by most researchers, independently of the measure (i.e., relaxation) time.

CONCLUSIONS

ΔV_{th} relaxation is shown to be prevalent in FETs with both conventional and high-k dielectrics and subjected to various stress conditions. A MSM technique based on recording short traces of ΔV_{th} relaxation is introduced, exposing processes in the DUT that would be otherwise overlooked during standard MSM BTI analysis. In samples showing universality of relaxation, this property is used to correct for the otherwise-unknown ΔV_{th} relaxation component. Properties of ΔV_{th} relaxation following NBTI stress of pFETs with SiON gate dielectric are discussed in detail. Based on similarities with dielectric relaxation, an equivalent circuit and a physical picture are proposed for ΔV_{th} relaxation.

ACKNOWLEDGEMENTS

This work has been partially supported by the Spanish MCyT (TEC2004-00798/MIC).

REFERENCES

- [1] T. Grasser, P.-J. Wagner, Ph. Hehenberger, W. Göös, and B. Kaczer, "A Rigorous Study of Measurement Techniques for Negative Bias Temperature Instability," in *IIRW Final Report*, 2007, p. 6.
- [2] H. Reisinger, O. Blank, W. Heinrigs, A. Mühlhoff, W. Gustin, and C. Schlünder, "Analysis of NBTI Degradation- and Recovery-Behavior Based on Ultra Fast V_T -Measurements," in *Proc. Int. Reliab. Phys. Symp.*, 2006, p. 448.

- [3] T. Yang, C. Shen, M. F. Li, C. H. Ang, C. X. Zhu, Y.-C. Yeo, G. Samudra, S. C. Rustagi, M. B. Yu, and D.-L. Kwong, "Fast DNBTI Components in p-MOSFET With SiON Dielectric," in *IEEE Electron Dev. Lett.* **26**, 2005, p. 826.
- [4] G. Chen, K. Y. Chuah, M. F. Li, D. S. H. Chan, C. H. Ang, J. Z. Zheng, Y. Jin, and D. L. Kwong, "Dynamic NBTI of PMOS Transistors and Its Impact on Device Lifetime," in *Proc. Int. Reliab. Phys. Symp.*, 2003, p. 196.
- [5] S. Rangan, N. Mielke, and E. C.C. Yeh, "Universal Recovery Behavior of Negative Bias Temperature Instability," in *IEDM Tech. Digest*, 2003, p. 341.
- [6] B. Kaczer, V. Arkhipov, R. Degraeve, N. Collaert, G. Groeseneken, and M. Goodwin, "Disorder-controlled-kinetics Model for Negative Bias Temperature Instability and Its Experimental Verification," in *Proc. Int. Reliab. Phys. Symp.*, 2005, p. 381.
- [7] B. Kaczer, V. Arkhipov, R. Degraeve, N. Collaert, G. Groeseneken, and M. Goodwin, "Temperature Dependence of the Negative Bias Temperature Instability in the Framework of Dispersive Transport," in *Appl. Phys. Lett.* **86**, 2005, p. 143506.
- [8] B. Kaczer, R. Degraeve, V. Arkhipov, N. Collaert, G. Groeseneken, M. Goodwin, "The influence of recovery and temperature on the NBTI power-law exponent," as discussed at the 35th IEEE SISC, San Diego, 2004.
- [9] C. Shen, M.-F. Li, C. E. Foo, T. Yang, D. M. Huang, A. Yap, G. S. Samudra, and Y.-C. Yeo, "Characterization and Physical Origin of Fast V_{th} Transient in NBTI of pMOSFETs with SiON Dielectric," in *IEDM Tech. Digest*, 2006, p. 333.
- [10] T. Grasser, W. Göös, V. Sverdlov, and B. Kaczer, "The Universality of NBTI Relaxation and its Implications for Modeling and Characterization," in *Proc. Int. Reliab. Phys. Symp.*, 2007, p. 268.
- [11] B. Kaczer, T. Grasser, R. Fernandez, and G. Groeseneken, "Toward Understanding the Wide Distribution of Time Scales in Negative Bias Temperature Instability," in "9th Symp. On Silicon Nitride, Silicon Dioxide, and Emerging Dielectrics," editors Sah, Deen, Zhang, Yota, and Kamakura, published by The Electrochemical Society, 2007, p. 265.
- [12] T. Grasser and B. Kaczer, "Negative Bias Temperature Instability: Recoverable versus Permanent Degradation", in *Proc. ESSDERC*, 2007, p. 127.
- [13] T. Grasser, B. Kaczer, P. Hehenberger, W. Göös, R. O'Connor, H. Reisinger, W. Gustin, and C. Schlünder, "Simultaneous Extraction of Recoverable and Permanent Components Contributing to Bias-Temperature Instability," in *IEDM Tech. Digest*, 2007, p. 801.
- [14] H. Reisinger, G. Steinlesberger, S. Jakschik, M. Gutsche, T. Hecht, M. Leonhard, U. Schröder, H. Seidl, and D. Schumann, "A comparative study of dielectric relaxation losses in alternative dielectrics," in *IEDM Tech. Digest*, 2001, p. 267.
- [15] J. R. Jameson, W. Harrison, P. B. Griffin, J. D. Plummer, and Y. Nishi, "A Semiclassical Model of Dielectric Relaxation in Glasses," in *J. Appl. Phys.* **100**, 2006, p. 124101.
- [16] H. Reisinger, U. Brunner, W. Heinrigs, W. Gustin, and C. Schlünder, "A Comparison of Fast Methods for Measuring NBTI Degradation," in *IEEE Trans. Dev. Mat. Rel.* **7**, 2007, p. 531.
- [17] T. Grasser, B. Kaczer, and W. Göös, "An Energy-Level Perspective of Bias Temperature Instability", in *Proc. Int. Reliab. Phys. Symp.*, 2008.
- [18] C. R. Parthasarathy, M. Denais, V. Huard, G. Ribes, E. Vincent, and A. Bravaix, "New Insights into Recovery Characteristics Post NBTI Stress," in *Proc. Int. Reliab. Phys. Symp.*, 2006, p. 471.

- [19] M. Aoulaiche, B. Kaczer, B. De Jaeger, M. Houssa, K. Martens, R. Degraeve, P. Roussel, J. Mitard, S. De Gendt, H.E. Maes, G. Groeseneken, M. Meuris, and M.M. Heyns, "Negative Bias Temperature Instability on Si-passivated Ge-interface," in *Proc. Int. Reliab. Phys. Symp.*, 2008.
- [20] M. A. Alam, "A Critical Examination of the Mechanics of Dynamic NBTI for PMOSFETs," in *IEDM Tech. Digest*, 2003, p. 345.
- [21] C. Guérin, V. Huard, and A. Bravaix, "The Energy-Driven Hot-Carrier Degradation Modes of nMOSFETs," in *IEEE Trans. Dev. Mat. Rel.* **7**, 2007, p. 225.
- [22] M. Denais, A. Bravaix, V. Huard, C. Parthasarathy, C. Guerin, G. Ribes, F. Perrier, M. Mairy, and D. Roy, "Paradigm Shift for NBTI Characterization in Ultra-Scaled CMOS Technologies," in *Proc. Int. Reliab. Phys. Symp.*, 2006, p. 735.
- [23] A. Veloso, L. Witters, M. Demand, I. Ferain, N. J. Son, B. Kaczer, Ph. J. Roussel, E. Simoen, T. Kauerauf, C. Adelman, S. Brus, O. Richard, H. Bender, T. Conard, R. Vos, R. Rooyackers, S. Van Elshocht, N. Collaert, K. De Meyer, S. Biesemans, and M. Jurczak, "Flexible and Robust Capping-Metal Gate Integration Technology enabling multiple-VT CMOS in MuGFETs," to be presented at *VLSI Symp.*, 2008.
- [24] S. Z. Chang, T. Y. Hoffmann, H. Y. Yu, M. Aoulaiche, E. Rohr, C. Adelman, B. Kaczer, A. Delabie, P. Favia, S. Van Elshocht, S. Kubicek, T. Scharm, T. Witters, L.-A. Ragnarsson, X. P. Wang, H. -J. Cho, M. Mueller, T. Chiarella, P. Absil, and S. Biesemans, "Low V_T Metal-gate/High-k nMOSFETs — PBTI dependence and V_T Tuneability on La/Dy-capping layer locations and Laser annealing conditions," to be presented at *VLSI Symp.*, 2008.
- [25] A. E. Islam, H. Kufluoglu, D. Varghese, S. Mahapatra, and M. A. Alam, "Recent Issues in Negative-Bias Temperature Instability: Initial Degradation, Field Dependence of Interface Trap Generation, Hole Trapping Effects, and Relaxation," in *IEEE T. Electron Dev.* **54**, 2007, p. 2143.
- [26] J. P. Campbell, K. P. Cheung, J. S. Suehle, A. Oates, "The Fast Initial Threshold Voltage Shift: NBTI or High-Field Stress," in *Proc. Int. Reliab. Phys. Symp.*, 2008.
- [27] R. Fernández, B. Kaczer, A. Nackaerts, S. Demuynck, R. Rodríguez, M. Nafria, and G. Groeseneken, "AC NBTI Studied in the 1 Hz – 2 GHz Range on Dedicated On-Chip CMOS Circuits," in *IEDM Tech. Digest*, 2006, p. 337.
- [28] A. Haggag, G. Anderson, S. Parihar, D. Burnett, G. Abeln, J. Higman, and M. Moosa, "Understanding SRAM High-Temperature-Operating-Life NBTI: Statistics and Permanent vs Recoverable Damage," in *Proc. Int. Reliab. Phys. Symp.*, 2007, p. 452.
- [29] M. Schumacher, Ph.D. Thesis, RWTH Forschungszentrum Jülich, Germany, 1998.
- [30] V. Huard, M. Denais, and C. Parthasarathy, "NBTI Degradation: From Physical Mechanisms to Modelling," in *Microelectr. Reliab.* **46**, 2006, p. 1.
- [31] D. S. Ang and S. Wang, "Insight Into the Suppressed Recovery of NBTI-Stressed Ultrathin Oxynitride Gate pMOSFET," in *IEEE Electron Dev. Lett.* **27**, 2006, p. 755.
- [32] J. F. Zhang, M. H. Chang, and G. Groeseneken, "Effects of Measurement Temperature on NBTI," in *IEEE Electron Dev. Lett.* **28**, 2007, p. 298.