

# 6Å EOT Si<sub>0.45</sub>Ge<sub>0.55</sub> pMOSFET with Optimized Reliability (V<sub>DD</sub>=1V): Meeting the NBTI Lifetime Target at Ultra-Thin EOT

J. Franco<sup>1,2,\*</sup>, B. Kaczer<sup>1</sup>, G. Eneman<sup>1,2,3</sup>, J. Mitard<sup>1</sup>, A. Stesmans<sup>2</sup>, V. Afanas'ev<sup>2</sup>, T. Kauerauf<sup>1</sup>, Ph.J. Roussel<sup>1</sup>, M. Toledano-Luque<sup>1,4</sup>, M. Cho<sup>1</sup>, R. Degraeve<sup>1</sup>, T. Grasser<sup>5</sup>, L.-Å. Ragnarsson<sup>1</sup>, L. Witters<sup>1</sup>, J. Tseng<sup>6</sup>, S. Takeoka<sup>7</sup>, W.-E. Wang<sup>8</sup>, T.Y. Hoffmann<sup>1</sup>, and G. Groeseneken<sup>1,2</sup>

<sup>1</sup>imec, Kapeldreef 75, Leuven - Belgium

<sup>2</sup>ESAT Dept., Katholieke Universiteit Leuven - Belgium

<sup>3</sup>FWO-Vlaanderen – Belgium

<sup>4</sup>Universidad Complutense de Madrid - Spain

<sup>5</sup>Technische Universität Wien - Austria

Assignee at imec from <sup>6</sup>TSMC, <sup>7</sup>Panasonic, <sup>8</sup>Intel

\*Jacopo.Franco@imec.be

## Abstract

6Å EOT Si<sub>0.45</sub>Ge<sub>0.55</sub> pFETs with 10 year lifetime at operating conditions (V<sub>DD</sub>=1V) are demonstrated. Ultra-thin EOT is achieved by interfacial layer (IL) scavenging. Negative Bias Temperature Instability (NBTI) is alleviated using a high Ge fraction, a thick SiGe quantum well (QW) and a thin Si cap. Hot Carrier Injection (HCI) and Time Dependent Dielectric Breakdown (TDDB) are shown also to not constitute a showstopper for optimized SiGe devices.

## Introduction

Negative Bias Temperature Instability (NBTI) is considered a major reliability issue for scaled CMOS technologies (1). Constant voltage scaling enhances NBTI due to the increased oxide electric field (E<sub>ox</sub>). As a consequence, for ultra-thin EOT (<1nm) Si pFETs, a 10 year lifetime cannot be guaranteed for the expected operating V<sub>DD</sub>=1V (|V<sub>G</sub>-V<sub>th</sub>|=0.7V for a |V<sub>th</sub>|=0.3V, as per (2)), as shown for the ref. data (*Si channel*) in Fig. 2-5 (3). We have recently shown that high-mobility Ge (4) and especially SiGe pFETs with buried channel architecture can improve the NBTI reliability (5,6). In particular, high Ge fractions, thicker SiGe quantum wells (QW) and thinner Si caps were shown to boost the device lifetime under NBTI stress conditions. However, this has been shown only for SiGe devices with EOT>1nm. In this paper, a 6Å EOT Si<sub>0.45</sub>Ge<sub>0.55</sub> pFET with 10 year lifetime at operating conditions (V<sub>DD</sub>=1V) is demonstrated.

## Experimental

The gate-stack of the buried SiGe channel p-FET is depicted in Fig. 1 (7-8). Different Ge fractions, QW and Si cap thicknesses were used (as noted in the figures). Three different metal gates (M<sup>A</sup>, M<sup>B</sup>, and M<sup>C</sup> with thicknesses M<sup>A</sup>>M<sup>B</sup>>M<sup>C</sup>) were used for EOT reduction by interfacial layer (IL) scavenging (9,10). The capacitance equivalent thickness is always reported in inversion (T<sub>inv</sub> at V<sub>th</sub>-0.6V ≈ EOT+4Å due to the known T<sub>inv</sub> penalty (7)). The NBTI failure criterion is defined as 30mV threshold voltage shift (ΔV<sub>th</sub>) at 125°C. The extended Measure-Stress-Measure

(eMSM) technique with t<sub>relax</sub>=2ms was used to account for the relaxation of the ΔV<sub>th</sub>(11).

## Results

As we have recently shown (5-6), the Si cap has a considerable impact on the NBTI reliability with thinner caps enhancing device lifetime. As shown in Fig. 2, the same trend is observed for sub-1nm EOT devices. Fig. 3 shows that EOT reduction by IL scavenging degrades the NBTI reliability faster than high-k scaling. A similar trend is observed for Si channel devices in Fig. 4. In particular, as one can see in Fig. 3b, there is an additional reliability deterioration on top of that caused by the electric field increase due to EOT scaling (maximum operating E<sub>ox</sub> vs. T<sub>inv</sub> would stay constant as observed for thick EOT Si devices). The additional degradation reduces the operating E<sub>ox</sub> at the same slope as for ultra-thin EOT Si channel devices that implement IL scavenging. A possible explanation for the observed trend is that a thinner SiO<sub>2</sub> interfacial layer can enhance the hole tunneling probability toward the traps in the dielectric, which is one of the causes of NBTI. Nevertheless, IL scavenging is preferred to high-k scaling to control the gate leakage. As shown in Fig. 5, gate-stack optimization can salvage the degraded NBTI reliability observed for the most aggressive IL scavenging (M<sup>C</sup>). The high Ge fraction combined with a thicker QW and a thinner Si cap, boost NBTI lifetime to meet the target condition (|V<sub>G</sub>-V<sub>th</sub>|=0.7V at T<sub>inv</sub>=10Å, EOT~6Å). Other CMOS degradation mechanisms, including Hot Carrier Injection (HCI) and Time Dependent Dielectric Breakdown (TDDB) also do not constitute a showstopper for our optimized SiGe device (Fig. 6). Such device shows also superior performance to Si ref., as discussed elsewhere (8).

## Discussion

As shown, the most beneficial impact on the NBTI reliability is related to the use of a thin Si cap. Improvements related to the higher Ge fraction and thicker QW were already discussed in (6), while the decisive impact of the Si cap

remained controversial. One hypothesis proposed there (6) was that the higher initial interface trap density ( $N_{it}$ ) observed for a thin Si cap could cause slower creation of new traps ( $\Delta N_{it}$ ) during NBTI stress. On the contrary, Fig. 7 shows that  $\Delta N_{it}$  during NBTI stress at fixed conditions follows a power law on the stress time with the same exponent ( $\sim 0.25$ ) for different Si caps. Fig. 8 shows the measured total  $\Delta V_{th}$ , which can be split in the so-called Permanent (P)  $\Delta V_{th}$  caused by  $\Delta N_{it}$  and the Recoverable (R)  $\Delta V_{th}$  (11-13) caused by filling of pre-existing oxide traps ( $N_{ot}$ ). The use of a thin Si cap is shown to reduce both R and P, with the R reduction being of higher importance on the total  $\Delta V_{th}$  ( $\sim 95\%$  of the total shift).

#### A. Permanent component

$N_{it}$  creation during NBTI stress is commonly attributed to de-passivation of H-passivated Si dangling bonds ( $P_{b0}$ ) at the Si/SiO<sub>2</sub> interface. Electron spin resonance spectroscopy (ESR) measurement (14) performed on a Ge substrate with a thick Si cap revealed a high  $P_{b0}$  density ( $\sim 1 \times 10^{12} \text{ cm}^{-2}$ ) while it could not detect these defects ( $< 10^{11} \text{ cm}^{-2}$ ) for a very thin Si cap (Fig. 9). This suggests that the higher Ge segregation at the Si/SiO<sub>2</sub> interface reported for thin Si caps (15,16), can reduce the NBTI precursor  $N_{it}$  defect density and therefore reduce  $\Delta N_{it}$  during NBTI stress.

#### B. Recoverable component

Recent works suggest that the same oxide defects are responsible for both the NBTI R-component and low frequency ( $1/f$ ) noise (17,18). In agreement with this, SiGe devices with a thin Si cap also show reduced  $1/f$  noise (Fig. 10). This trend was observed in (19-21) and can be explained as shown in Fig. 11: the noise reduction is related to a misalignment of the Fermi level  $E_F$  in the SiGe QW w.r.t. to the valence band edge of the Si cap at the oxide interface  $E_{VS}$ . Higher misalignment causes carriers to interact with a reduced density of oxide traps  $N_{ot}$  (assuming a typical “U-shaped” arbitrary distribution of defects across the Si bandgap (22)). MEDICI simulations of the band diagrams were done to calculate  $E_F - E_{VS}$  as a function of the gate overdrive, shown in Fig. 11b for two Si cap thicknesses. The observed reduction in the interaction with  $N_{ot}$  for the typical noise measurement voltage range is enhanced for typical NBTI stress conditions, explaining the observed NBTI reduction even when assuming a higher  $N_{ot}$  average density for thin Si caps as observed in (23). This model can also explain the distinct relation between the initial  $V_{th0}$  and  $\Delta V_{th}$  during stress observed in our SiGe devices (Fig. 12).

### Conclusions

A 6Å EOT Si<sub>0.45</sub>Ge<sub>0.55</sub> pFET with 10 year lifetime at operating conditions was demonstrated for the first time. Gate-stack optimization with high Ge fraction, thick QW and thin Si cap alleviated NBTI for ultra-thin EOT device implementing IL scavenging. A thin Si cap has a beneficial impact on both the R and P component of NBTI.

### Acknowledgments

The authors acknowledge the imec core partners within the Industrial Affiliation Program on Logic/DRAM and ASM.

### References

- (1) V. Huard, M. Denais, C. Parthasarathy, “NBTI degradation: from physical mechanism to modeling”, in *Micr. Rel.*, Vol. 46, No. 1, pp. 1-23, January 2006.
- (2) International Technology Roadmap for Semiconductors available at <http://public.itrs.net>
- (3) M. Cho *et al.*, “Positive and Negative Bias Temperature Instability on sub-nanometer EOT high-k MOSFETs”, in *Proc. IRPS*, pp.1095-1098, 2010.
- (4) B. Kaczer, J. Franco, J. Mitard, Ph. J. Roussel, A. Veloso and G. Groeseneken, “Improvement in NBTI reliability of Si-passivated Ge/high-k/metal-gate pFETs”, in *Micr. Eng.*, Vol. 86, No. 7-9, pp.1582-1584, July-September 2009 [*INFOS 2009*]
- (5) J. Franco *et al.*, “Impact of Si-passivation thickness and processing on NBTI reliability of Ge and SiGe pMOSFETs”, as discussed at IEEE SISC, Washington - DC, December 2009.
- (6) J. Franco, B. Kaczer, M. Cho, G. Eneman, T. Grasser and G. Groeseneken, “Improvements of NBTI reliability in SiGe p-FETs”, in *Proc. IRPS*, pp. 1082-1085, 2010.
- (7) L. Witters *et al.*, “8Å Tinv gate-first dual channel technology achieving low- $V_t$  high performance CMOS”, in *Proc. Symp. on VLSI Technology*, pp. 181-182, 2010.
- (8) J. Mitard *et al.*, “Sub-nm EOT SiGe-55% pFETs for high-speed low- $V_{DD}$  technology: a study from capacitor to circuit level”, in *Proc. IEDM*, 2010.
- (9) T. Ando *et al.*, “Understanding mobility mechanisms in extremely scaled HfO<sub>2</sub> (EOT 0.42nm) using remote interfacial layer scavenging technique and  $V_t$ -tuning dipoles with gate-first process”, in *Proc. IEDM*, pp. 423-426, 2009.
- (10) L.-Å. Ragnarsson *et al.*, “Ultra low-EOT (5Å) gate-first and gate-last high performance CMOS achieved by gate-electrode optimization”, in *Proc. IEDM*, pp. 663-666, 2009.
- (11) B. Kaczer *et al.*, “Ubiquitous relaxation in BTI stressing – new evaluation and insights”, in *Proc. IRPS*, pp. 20-27, 2008.
- (12) T. Grasser and B. Kaczer, “Negative Bias Temperature Instability: recoverable versus permanent degradation”, in *Proc. ESSDERC*, pp. 127-130, 2007.
- (13) T. Grasser *et al.*, “Simultaneous extraction of recoverable and permanent components contributing to Bias-Temperature Instability”, in *Proc. IEDM*, pp. 801-804, 2007.
- (14) A. Stesmans and V. Afanas'ev, “ESR of interfaces and nanolayers in semiconductor heterostructures”, in *Characterization of Semiconductor Heterostructures and Nanostructures*, edited by C. Lamberti, Elsevier, pp. 435-489, 2008.
- (15) M. Caymax *et al.*, “The influence of the epitaxial growth process parameters on layer characteristics and device performance in Si-passivated Ge pMOSFETs”, *J. Electrochem. Soc.*, Vol. 156, No. 12, pp. H979-H985, 2009.
- (16) B. Vincent, W. Vandervorst, M. Caymax, and R. Loo, “Influence of Si precursor on Ge segregation during ultrathin Si reduced pressure chemical vapor deposition on Ge”, *Appl. Phys. Lett.*, Vol. 95, No. 26, December 2009.
- (17) B. Kaczer *et al.*, “NBTI from the perspective of defect states with widely distributed time scales”, in *Proc. IRPS*, pp. 55-60, 2009.
- (18) T. Grasser *et al.*, “Switching oxide traps as the missing link between Negative Bias Temperature Instability and Random Telegraph Noise”, in *Proc. IEDM*, pp. 729-732, 2009.
- (19) Y.-J. Song *et al.*, “ $1/f$  noise in Si<sub>0.8</sub>Ge<sub>0.2</sub> pMOSFETs under Fowler-Nordheim stress”, *IEEE Trans. Elect. Dev.*, Vol. 50, No. 4, pp. 1152-1156, April 2003.
- (20) M. J. Prest *et al.*, “Si/Si<sub>0.64</sub>Ge<sub>0.36</sub>/Si pMOSFETs with enhanced voltage gain and low  $1/f$  noise”, in *Proc. ESSDERC*, 2001.
- (21) S. J. Mathew *et al.*, “Hole confinement and its impact on low-frequency noise in SiGe pFETs on sapphire”, in *Proc. IEDM*, pp.815-818, 1997.

(22) T. Sakurai and T. Sugano, "Theory of continuously distributed trap states at Si-SiO<sub>2</sub> interfaces", J. Appl. Phys., Vol. 52, No. 4, pp. 2889-2896, 1981.

(23) J. Mitard *et al.*, "Impact of epi-Si growth and temperature on Ge-pFET performance", in Proc. ESSDERC, 2009.




Fig. 1: Gate-stack sketch of the SiGe device.




Fig. 4: Similar  $T_{inv}$  was obtained on a Si ref. device with thin HfO<sub>2</sub> + weak scavenging ( $M^A$ ) and with thick HfO<sub>2</sub> + aggressive scavenging ( $M^C$ ). IL scavenging is shown to reduce NBTI reliability remarkably more than high-k scaling.




Fig. 6: Hot Carrier Injection (a) and Time Dependent Dielectric Breakdown (b) do not constitute a showstopper for our optimized SiGe device. In particular, < 6 soft breakdowns per chip (Area=0.1cm<sup>2</sup>) can be expected during application lifetime at  $V_{DD}=1V$  (inset documents extrapolation of TDDB data).




Fig. 2: (a) Maximum operating gate overdrive for 10 year lifetime under NBTI stress ( $T=125C$ , failure criterion  $\Delta V_{th}=30mV$ ) vs.  $T_{inv}$  (at  $V_{th}=0.6V$ ). SiGe devices with a thin Si cap offer improved NBTI reliability, i.e. higher maximum operating gate overdrive. (b) Same data as in (a) but with gate overdrive converted to maximum operating equivalent oxide electric field ( $E_{ox} \approx |V_G - V_{th}| / T_{inv}$ ). With NBTI being a field accelerated mechanism, EOT scaling is expected to reduce the operating voltage, while  $E_{ox}$  should stay constant (as observed for thick EOT on Si ref.). In contrast to that, ultra-thin EOT Si devices show reduced maximum operating  $E_{ox}$ . SiGe devices with a thin Si cap can improve NBTI reliability and therefore increase maximum operating  $E_{ox}$  even at ultra-thin EOT.




Fig. 3: (a)  $T_{inv}$  reduction by IL scavenging degrades the NBTI reliability faster than high-k scaling. (b) Converting operating gate overdrive to maximum operating  $E_{ox}$  shows that IL scavenging reduces SiGe maximum operating  $E_{ox}$  with the same slope observed for ultra-thin EOT Si devices implementing similar IL scavenging techniques.







Fig. 5: A high Ge fraction (55%) and thick SiGe QW (6.5nm) combined with the use of a thin Si cap (0.8nm) boost NBTI lifetime to meet the target condition ( $|V_G - V_{th}|=0.7V$  at  $T_{inv}=10\text{\AA}$ , EOT~6\text{\AA}) on devices implementing aggressive IL scavenging ( $M^C$ ).





**Fig. 7:**  $\Delta N_{it}$  measured with charge pumping during NBTI stress at fixed stress conditions on a Si Ref. and on SiGe devices with a thick (2nm) and a thinner (1.3nm) Si cap.  $\Delta N_{it}$  follows a power law on the stress time with the same exponent ( $\sim 0.25$ ) on all three samples.




**Fig. 9:** ESR measurement on a Ge substrate with a thick Si cap top revealed a high  $P_{b0}$  density ( $\sim 1 \times 10^{12} \text{ cm}^{-2}$ ) while these defects could not be detected ( $< 10^{11} \text{ cm}^{-2}$ ) for a very thin and almost completely oxidized Si cap.




**Fig. 11:** (a) The noise reduction observed in a buried channel SiGe device with thin Si caps is related to the misalignment of the Fermi level  $E_F$  in the SiGe QW w.r.t. to the valence band edge of the Si cap at the oxide interface  $E_{Vs}$ . Higher misalignment causes the carriers to interact with a reduced density of oxide traps  $N_{ot}$  (assuming a typical “U-shaped” distribution of defects across the Si energy bandgap, dashed line). (b)  $E_F - E_{Vs}$  as a function of the gate overdrive calculated by simulating the band diagrams of our SiGe devices with different Si cap thickness in MEDICI. The observed reduction in the interaction with  $N_{ot}$  for the typical noise measurement voltage range is enhanced for typical NBTI stress conditions, explaining the observed NBTI reduction even when assuming a higher  $N_{ot}$  average density for the thinnest Si cap (dashed vs. dotted “U-shaped” arbitrary defect distributions) as observed in previous works at the  $\text{SiO}_2/\text{high-k}$  interface (23).



**Fig. 8:** (a) Measured  $\Delta V_{th}$  during NBTI stress at fixed stress conditions on a Si Ref. and on SiGe devices with a thick (2nm) and a thinner (1.3nm) Si cap. The SiGe device with a thin Si cap show remarkably reduced  $V_{th}$  instability. (b) Total  $\Delta V_{th}$  can be split in a permanent (P)  $\Delta V_{th}$ , assumed to be caused by  $\Delta N_{it}$ , and a recoverable (R)  $\Delta V_{th}$ , assumed to be caused by filling of pre-existing oxide traps ( $N_{ot}$ ). The use of a thin Si cap is shown to reduce both R and P, with the reduction of R being of higher impact on the total  $\Delta V_{th}$  (R contributes to  $\sim 95\%$  of the total shift).



**Fig. 10:** (a) SiGe devices with a thin Si cap with optimized NBTI reliability show also reduced  $1/f$  noise w.r.t. a Si ref. device with similar gate-stack, (b) and also w.r.t. a SiGe device with thicker Si cap.



**Fig. 12:** (a, left) A clear correlation between the initial  $V_{th0}$  and  $\Delta V_{th}$  during NBTI stress was consistently observed on our SiGe devices with different gate-stacks: devices with lower initial  $V_{th0}$  always showed reduced  $V_{th}$  instability, at any given stress condition ( $|V_{Gstress} - V_{th0}|$ ). (b, right) This remarkable trend can be explained with the model proposed in Fig. 11.

