

CHARACTERIZATION OF $\text{In}_{0.12}\text{Al}_{0.88}\text{N}/\text{GAN}$ HEMTS AT ELEVATED TEMPERATURES SUPPORTED BY NUMERICAL SIMULATION

M. Molnár^{1*}, V. Palankovski², D. Donoval¹, J. Kuzmík³, J. Kováč¹, A. Chvála¹,
J. Marek¹, P. Příbytný¹, and S. Selberherr²

¹ *Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Slovakia*

² *Institute for Microelectronics, Technische Universität Wien, Vienna, Austria*

³ *Institute of Electrical Engineering, Slovak Academy of Sciences, Bratislava, Slovakia*

* E-mail: marian.molnar@stuba.sk, molnar@iue.tuwien.ac.at

ABSTRACT

With the innovation of GaN-based structures and the development of fabrication processes, there are many issues, e.g. current collapse or self-heating effects, which must be addressed. In this work, the DC device behaviour at 300K and at elevated temperatures is studied both experimentally and by means of two-dimensional device simulations. Very good agreement between measurements and simulations with Minimos-NT is achieved using the hydrodynamic transport model including self-heating and impact ionization effects.

1. INTRODUCTION

GaN-based HEMTs attract strong attention due to their material-related properties, such as wide bandgap, high carrier saturation velocity, thermal conductivity, and breakdown field, which are required for high-temperature, high-power, and high-speed applications [1]. Important usages include micro- and millimeter-wave power amplification and power switching [2], where maintaining efficiency at high power is a challenge, and is thought to be limited by parasitic thermal effects [3].

2. DEVICE STRUCTURE AND MODELING

The investigated HEMT device structure is schematically depicted in Fig.6. It consists of a 300nm thick AlN layer grown on the 6H-SiC substrate followed by a 2.5 μm GaN buffer layer with a 1nm AlN spacer layer and a 7nm $\text{In}_{0.12}\text{Al}_{0.88}\text{N}$ barrier layer on top. The gate-to-drain and the gate-to-source distances are 4.8 μm and 1.6 μm , respectively, while the gate length is 1.6 μm . The device width is 400 μm and there is no passivation. More details about the device fabrication process are reported in [4]. Two-dimensional hydrodynamic numerical device simulations are performed by Minimos-NT [5,6]. Self-heating effects are accounted for by the lattice heat flow equation. The sum of polarization charges at the AlN interfaces equals the polarization charge at the InAlN/GaN interface [7]. Thus, the AlN/InAlN barrier system is represented by an 8nm thick InAlN in the model. Well-calibrated two-valley electron mobility and bandgap energy models are also implemented in the simulator [5]. Due to the divergence of the polarization fields at the InAlN/GaN heterointerface, a two-dimensional electron gas (2DEG) is formed in the quantum well with a density $n_{2\text{DEG}}=2.6\times 10^{13}\text{ cm}^{-2}$. The interface between the GaN buffer layer and the AlN

nucleation layer is described by a value of polarization charge $\sigma = -2.5\times 10^{11}\text{ cm}^{-2}$.

Performing hydrodynamic simulations with self-heating, we introduce a substrate thermal contact (Fig.6). We obtain the best agreement with experimental data by using a thermal contact resistance $R_{\text{th}}=10^{-3}\text{ Kcm}^2/\text{W}$. This value lumps the thermal resistance of the nucleation layer and the SiC substrate, and possible three-dimensional thermal effects [8]. The R_{th} value nicely coincides with that obtained from optical measurements [9]. An impact ionization model, based on Monte Carlo simulation results [10], was developed and used in Minimos-NT.

3. RESULTS AND DISCUSSION

I - V measurements were performed using an accurate, fully automated parameter analyzer Agilent 4155C and a thermal chuck where the temperatures are set with an accuracy of 0.1K. Three device samples were measured in the relevant temperature range between 300K and 450K. The device exhibits a threshold voltage of about -2.5V. Figs.1-4 show comparisons of measured and simulated output device characteristics for a V_{GS} sweep from -2V to 1V at 300K, 350K, 400K, and 450K, respectively. Very good agreement between measurements and simulations with Minimos-NT is achieved using the hydrodynamic transport model including self-heating and impact ionization effects up to 400K, while for 450K some discrepancies were observed, which demand deeper investigation. For low drain biases the decrease of drain current with temperature is mostly caused by the reduction of the low-field electron mobility, which follows a power law with power -1.5. For high drain biases self-heating plays a role too. Fig.5, gives the drop of the drain current with increasing temperature at $V_{\text{DS}}=10\text{V}$ for different gate biases. The peak temperature in the device varies between 380K (for 300K at the substrate) to 500K (for 450K), see Fig.6.

ACKNOWLEDGEMENT

This work was supported by the Austrian Science Funds START Project Y247-N13, by the grant VEGA 0866/11, and by the Slovak R&D Agency grant APVV-0367-11.




Fig. 1: Measured and simulated output characteristics at 300K and for a V_{GS} sweep from -2V to 1V.




Fig. 4: Measured and simulated output characteristics at 450K and for a V_{GS} sweep from -2V to 1V.




Fig. 2: Measured and simulated output characteristics at 350K and for a V_{GS} sweep from -2V to 1V.




Fig. 5: Measured and simulated drain current vs. temperature for $V_{DS}=10V$ and a V_{GS} sweep from -2V to 1V.




Fig. 3: Measured and simulated output characteristics at 400K and for a V_{GS} sweep from -2V to 1V.




Fig. 6: Lattice temperature map for substrate temperature 450K and for $V_{DS}=10V$ and $V_{GS}=1V$.

REFERENCES

- [1] R. Quay, *Gallium Nitride Electronics*, Springer, Berlin Heidelberg, 2008.
- [2] W. Saito et al., *IEEE Trans.Elec.Dev.*, **50**, 2528 (2003).
- [3] A. Matulionis, in *Proc. DRC*, Notre Dame, 2004, p.146.
- [4] H. Kalisch et al., *J. Crystal Growth*, **316**, 42 (2011).
- [5] S. Vitanov et al., *IEEE Trans.Elec.Dev.*, **59**, 658 (2012).
- [6] V. Palankovski, R. Quay, *Analysis and Simulation of Heterostructure Devices*, Springer, Wien New York, 2004.
- [7] M. Gonschorek et al., *J.Appl.Phys.*, **103**, 093714 (2008).
- [8] S. Vitanov et al., in *Proc. HETECH'08*, Venice, Italy, 2008, p.159.
- [9] J. Kuzmik et al., *J.Appl.Phys.*, **101**, 054508 (2007).
- [10] R. Redmer et al., *J.Appl.Phys.*, **87**, 781 (2008).