

Silicon and CMOS-Compatible Spintronics

Viktor Sverdlov, Joydeep Ghosh, Alexander Makarov, Thomas Windbacher, and Siegfried Selberherr

Institute for Microelectronics, Technische Universität Wien

Gußhausstraße 27–29, A-1040 Wien, Austria

Email: {sverdlov|ghosh|makarov|windbacher|selberherr}@iue.tuwien.ac.at

Abstract—Silicon, the main material of microelectronics, is attractive for extending the functionality of MOSFETs by using the electron spin. However, spin lifetime decay in the silicon-on-insulator transistor channel is a potential threat to spin-driven devices using silicon. We predict a giant enhancement of the electron spin lifetime in silicon thin films by applying uniaxial mechanical stress. The advantage of our proposal is that stress techniques are routinely used in semiconductor industry to enhance the electron and hole mobilities in MOSFETs. The spin manipulation in silicon by purely electrical means is a challenge because of a relatively weak coupling of the electron spin to the electric field through an effective gate voltage dependent spin-orbit interaction. In contrast, the coupling between the spin orientation and charge current is much stronger in magnetic tunnel junctions. Magnetic random access memory (MRAM) built on magnetic tunnel junctions is CMOS-compatible and possesses all properties needed for universal memory. We demonstrate a significant improvement of one of the critical MRAM characteristics, the switching time, by specially designing the recording layer. Finally, by using MRAM arrays we discuss a realization of an intrinsic non-volatile logic-in-memory architecture suitable for future low-power electronics.

Index Terms—Spin lifetime modeling, valley splitting, tunneling magnetoresistance, magnetic tunnel junctions, spin transfer torque, universal memory, MRAM, implication-based logic, logic-in-memory

I. INTRODUCTION

The tremendous increase in performance, speed, and density of modern integrated circuits has been supported by the continuous miniaturization of CMOS devices. Among the most crucial technological changes, lately adopted by the semiconductor industry, was the introduction of a new type of multi-gate three-dimensional (3D) transistors [1]. Multi-gate 3D device architecture potentially allows device scaling beyond 10nm. However, the obvious saturation of MOSFET miniaturization puts clear foreseeable limitations to the continuation of the increase in the performance of integrated circuits. Thus, research for finding alternative technologies and computational principles is paramount.

The electron spin is attractive for complimenting or even replacing the charge-based MOSFET functionality. It is characterized by two possible projections on a given axis and can be potentially used in digital information processing. In addition, only a small amount of energy is needed to alter the spin orientation. Silicon is well suited for spin-driven applications. Silicon predominantly consists of ^{28}Si nuclei with zero magnetic spin. The spin-orbit interaction is also weak in the silicon conduction band. Even though these

features are promising, the demonstration of basic elements necessary for spin related applications, such as injection of spin-polarized currents into silicon, spin transport, and detection, was performed only recently.

A special technique [2] based on the attenuation of hot electrons with spins anti-parallel to the magnetization of the ferromagnetic film allowed creating an imbalance between the electrons with spin-up and spin-down in silicon thus injecting spin-polarized current. The spin-coherent transport through the device was studied by applying an external magnetic field causing precession of spins during their propagation from source to drain. The detection is performed with a similar hot electron spin filter. Although the drain current is fairly small due to the carriers' attenuation in the source and drain filters, as compared to the current of injected spins, the experimental set-up represents a first spin-driven device which can be envisaged working at room temperature. Contrary to the MOSFET, however, the described structure is a two-terminal device. Nevertheless, the first demonstration of coherent spin transport through an undoped $350\mu\text{m}$ thick silicon wafer [3] has triggered a systematic study of spin transport properties in silicon [4].

II. SILICON SPINFET

The spin field-effect transistor (SpinFET) is a future semiconductor spintronic device with a superior performance relative to the present transistor technology. Complementing or replacing the charge degree of freedom used for computation in modern CMOS circuits with the electron spin promises to reduce the energy dissipation [5]. SpinFETs are composed of two ferromagnetic contacts (source and drain), linked by a non-magnetic semiconductor channel region. The ferromagnetic contacts inject and detect spin-polarized electrons, in analogy to polarizer and analyzer as indicated already long ago by Datta and Das [6]. Because of the effective spin-orbit interaction in the channel, which depends on the perpendicular effective electric field, the spin of an electron injected from the source starts precessing. Only the electrons with spin aligned to the drain magnetization direction can leave the channel thus contributing to the current. Therefore, the total current through the device depends on the relative angle between the magnetization direction of the drain and the electron spin polarization at the end of the semiconductor channel. A current modulation is achieved by tuning the strength of the spin-orbit interaction in the semiconductor region by the gate voltage.. In order to realize the SpinFET, the following requirements must be fulfilled [7], namely an efficient spin injection and

This work is supported by the European Research Council through the grant #247056 MOSILSPIN.

detection, spin propagation, and spin manipulation by purely electrical means. We briefly overview recent achievements and challenges for the practical realization of a SpinFET.

A. Spin injection and propagation

Spin injection in silicon from a ferromagnetic metal is overshadowed by an impedance mismatch problem [8]. A solution to the impedance mismatch problem is the introduction of a potential barrier between the ferromagnetic metal and the semiconductor [9]. A successful experimental demonstration of a signal which should correspond to spin injection in doped silicon at room temperature was first performed in 2009 [10] using an $\text{Ni}_{80}\text{Fe}_{20}/\text{Al}_2\text{O}_3$ tunnel contact. Electrical spin injection through silicon dioxide at temperatures as high as 500K has been reported in [11]. Regardless of the success in demonstrating spin injection at room temperature, there are unsolved challenges which may compromise the results obtained. One of them is a several orders of magnitude discrepancy between the signal measured and the theoretical value. It turns out that the signal is stronger than predicted in three-terminal measurements [4]. The reasons for the discrepancies are heavily debated [12], [13] and it is apparent that more research is needed to resolve this controversy.

For a spin-based device the possibility to transfer the excess spin injected from the source to the drain electrode is essential. The excess spin is not a conserved quantity, in contrast to charge. While diffusing, it gradually relaxes to its equilibrium value which is zero in a non-magnetic semiconductor. An estimation for the spin lifetime at room temperature obtained within the three-terminal injection scheme was of the order 0.1-1ns [4]. This corresponds to an intrinsic spin diffusion length $l=0.2\text{-}0.5\mu\text{m}$. The spin lifetime is determined by the spin-flip processes. Several important spin relaxation mechanisms are identified [14], [15]. In silicon the spin relaxation due to the hyperfine interaction of spins with the magnetic moments of the ^{29}Si nuclei is important at low temperature. Because of the inversion symmetry in the silicon lattice the Dyakonov-Perel spin relaxation mechanism is absent in bulk systems [14], [15]. At elevated temperatures the spin relaxation due to the Elliot-Yafet mechanism [14], [15] becomes important.

The Elliot-Yafet mechanism is mediated by the intrinsic interaction between the orbital motion of an electron and its spin and electron scattering. When the microscopic spin-orbit interaction is taken into account, the Bloch function with a fixed spin projection is not an eigenfunction of the total Hamiltonian. Because the eigenfunction contains a contribution with an opposite spin projection, even spin-independent scattering with phonons generates a small probability of spin flips [16]. The spin lifetime in undoped silicon at room temperature is about 10ns, which corresponds to a spin diffusion length of $2\mu\text{m}$, in agreement with experiments [4].

The main contribution to spin relaxation is due to optical phonon scattering between the valleys residing along different crystallographic axis, or f -phonons scattering [17], [18]. The relatively large spin relaxation reported in electrically-gated lateral-channel silicon structures [19], [20] indicates that the




Fig. 1. Dependence of spin lifetime on shear strain for $T=300\text{K}$ and a film of 4nm thickness. Optical (OP), longitudinal (LA) and transversal (TA) acoustic phonon, and surface roughness spin relaxation contributions are also shown.

extrinsic interface induced spin relaxation mechanism is important. This may pose an obstacle in realizing spin-driven CMOS-compatible devices, and a deeper understanding of the fundamental spin relaxation mechanisms in silicon inversion layers, thin films, and fins is needed.

The theory of spin relaxation must account for the most relevant scattering mechanisms which are due to electron-phonon interaction and surface roughness scattering. In order to evaluate the corresponding scattering matrix elements, the wave functions must be found. To find the wave functions, we employ the Hamiltonian describing the valley pairs along the [001]-axis [21]. The Hamiltonian includes confinement and an effective spin-orbit interaction. It also describes the unprimed subband structure, when uniaxial stress is applied [22]. Shear strain lifts the degeneracy between the unprimed subbands. The enhanced valley splitting makes the inter-valley spin relaxation irrelevant which results in a giant spin lifetime enhancement shown in Fig.1. Therefore, shear strain now routinely used to enhance the performance of modern MOSFETs can also be used to influence the spin propagation in the channel by enhancing the spin lifetime and the spin diffusion length significantly.

B. Electric spin manipulation in silicon

Because of the weak spin-orbit interaction, silicon was not considered as a candidate for a SpinFET channel material. Recently it was shown [23] that thin silicon films inside SiGe/Si/SiGe structures may exhibit relatively large values of spin-orbit coupling. In actual samples with rough interfaces the inversion symmetry is broken, and atomistic simulations predict a relatively large value for the spin-orbit coupling $\beta \approx 2\mu\text{eVnm}$ [24], which is in agreement with the only value reported experimentally [25], sufficient for realizing a silicon SpinFET. However, the channel length needed to achieve the substantial TMR modulation is close to a micron [26].

For shorter channels, the only option to realize a SpinFET is to exploit the relative magnetic orientation of the source and drain ferromagnetic contacts [7]. This adds a functionality to reprogram MOSFETs to obtain a different current under




Fig. 2. Magnetization components vs. time for an elliptical $52.5 \times 25\text{nm}^2$ MTJ with a composite free layer. The magnetizations of the left and right halves shown separately stay in-plane explaining the acceleration of switching (cf. [31]).

the same conditions by changing the drain magnetization orientation relative to the source. Once modified, the magnetization remains the same infinitely long without any external power. This property is used in emerging magnetic non-volatile memories.

III. SPIN TRANSFER TORQUE MAGNETIC RAM

The basic element of magnetic random access memory (MRAM) is a magnetic tunnel junction (MTJ). The three-layer MTJ represents a sandwich of two magnetic layers separated by a thin spacer which forms a tunnel barrier. While the magnetization of the pinned layer is fixed, the magnetization orientation of the recording layer can be switched between the two stable states parallel and anti-parallel to the fixed magnetization direction. A memory cell based on MTJs is scalable, exhibits relatively low operating voltages, low power consumption, high operation speed, high endurance, and a simple structure.

Switching between the two states is induced by spin-polarized current flowing through the MTJ. The recording layer magnetization switching, by means of the spin transfer torque (STT) [27], [28], makes STT MRAM a promising candidate for future universal memory. Indeed, STT-MRAM is characterized by small cell size ($4F^2$) and high density inherent to DRAM, fast access time (few ns) intrinsic to SRAM, non-volatility and long retention time subject to flash as well as high endurance (10^{14}).

Because the spin-polarized current is only a fraction of the total charge current passing through the cell, high currents are required to switch the magnetization direction of the free layer. The reduction of the current density required for switching and the increase of the switching speed are the most important challenges in STT-MRAM developments [29]. If the recording layer is composed of two parts, one obtains a nearly three time faster switching at the same current density in a system with a composite in-plane ferromagnetic layer [30]. The composite layer is obtained by removing a central stripe of a certain width from the monolithic free layer of elliptic form (Fig.2). Due to the removal of the central region the switching processes of the left and right parts of the composite free layer occur in opposite senses to each other. In contrast to the switching of the monolithic layer, the magnetization of each half stays in-plane (Fig.2). This switching behavior leads to a decrease




Fig. 3. The common STT-MRAM architecture based on the one-transistor/one-MTJ (1T/1MTJ) structure (cf. [35]).

of the switching energy barrier, while preserving the thermal stability. The reduction of the switching time depending on geometry parameters is investigated in [31], [32].

IV. STT-MRAM BASED LOGIC-IN-MEMORY

The introduction of non-volatile logic could help significantly reducing the heat generation, especially at stand-by, booting, and resuming stages. It is extremely attractive to use the same elements as memory and latches to reduce the time delay and energy waste while transferring data between CPU and memory blocks. STT-MTJ-based memory has all the characteristics of a universal memory [36]. Furthermore, the MTJ technology is attractive for building logic configurations which combine non-volatile memory cells and logic circuits (so-called logic-in-memory architecture) to overcome the leakage power issue [37]–[39].

Recently, the realization of MTJ-based non-volatile logic gates was successfully demonstrated, for which the MTJ devices are used simultaneously as non-volatile memory cells and main computing elements [33]–[35]. In [33], [34] re-programmable logic gates realize the basic Boolean logic operations AND, OR, NAND, NOR, and the Majority operation. All basic Boolean logic operations are executed in two sequential steps including an appropriate preset operation in the output MTJ and then applying a voltage pulse (V_A) with a proper amplitude to the gate. Depending on the logic states of the input MTJs, the preset in the output MTJ, and the voltage level applied to the gate, a conditional switching behavior in the output MTJ is provided, which corresponds to a particular logic operation [34]. A different set of the MTJ-based logic gates [35] is designed by using any two MRAM memory cells from an array to realize the Boolean implication (IMP) operation (Fig.3). Compared to the TiO_2 memristive switches [40], MTJs provide a higher endurance. Furthermore, the bistable resistance state of the MTJs eliminates the need for refreshing circuits. The logic implementation using MTJ-based gates relies on a conditional switching provided by the state-dependent current modulation on the output (target) MTJ. The resistance modulation between the high and low resistance states in the MTJ is proportional to the TMR ratio. The error probability of MTJ-based operations decrease with increasing

TMR ratio which is thus the most important device parameter for the reliability [41].

V. SUMMARY AND CONCLUSION

Recent ground-breaking experimental and theoretical findings regarding spin injection and transport in silicon make spin an attractive option to supplement or to replace the charge degree of freedom for computations. Stress routinely used to enhance the electron mobility can also be used to boost the spin lifetime. CMOS-compatible STT-MRAM cells built on magnetic tunnel junctions with a composite recording layer demonstrate a three-fold improvement of the switching time as compared to similar cells with a monolithic layer. The realization of an intrinsic non-volatile logic-in-memory architecture by using MRAM arrays is outlined.

REFERENCES

- [1] M. Bohr, "The evolution of scaling from the homogeneous era to the heterogeneous era," in *International Electron Devices Meeting (IEDM)*, 2011, pp. 1.1.1–1.1.6.
- [2] I. Appelbaum, B. Huang, and D. J. Monsma, "Electronic measurement and control of spin transport in silicon," *Nature*, vol. 447, pp. 295–298, 2007.
- [3] B. Huang, D. J. Monsma, and I. Appelbaum, "Coherent spin transport through a 350 micron thick silicon wafer," *Phys. Rev. Lett.*, vol. 99, p. 177209, Oct 2007.
- [4] R. Jansen, "Silicon spintronics," *Nature Materials*, vol. 11, pp. 400–408, 2012.
- [5] S. Bandyopadhyay and M. Cahay, "Electron spin for classical information processing: A brief survey of spin-based logic devices, gates and circuits," *Nanotechnology*, vol. 20, no. 41, p. 412001, 2009.
- [6] S. Datta and B. Das, "Electronic analog of the electro-optic modulator," *Appl. Phys. Lett.*, vol. 56, no. 7, pp. 665–667, 1990.
- [7] S. Sugahara and J. Nitta, "Spin-transistor electronics: An overview and outlook," *Proc. IEEE*, vol. 98, no. 12, pp. 2124–2154, Dec 2010.
- [8] G. Schmidt, D. Ferrand, L. W. Molenkamp, A. T. Filip, and B. J. van Wees, "Fundamental obstacle for electrical spin injection from a ferromagnetic metal into a diffusive semiconductor," *Phys. Rev. B*, vol. 62, pp. R4790–R4793, Aug 2000.
- [9] E. I. Rashba, "Theory of electrical spin injection: Tunnel contacts as a solution of the conductivity mismatch problem," *Phys. Rev. B*, vol. 62, pp. R16267–R16270, Dec 2000.
- [10] S. P. Dash, S. Sharma, R. S. Patel, M. P. de Jong, and R. Jansen, "Electrical creation of spin polarization in silicon at room temperature," *Nature*, vol. 462, pp. 491–494, 2009.
- [11] C. Li, O. van't Erve, and B. Jonker, "Electrical injection and detection of spin accumulation in silicon at 500K with magnetic metal/silicon dioxide contacts," *Nature Communications*, vol. 2, p. 245, 2011.
- [12] R. Jansen, A. M. Deac, H. Saito, and S. Yuasa, "Injection and detection of spin in a semiconductor by tunneling via interface states," *Phys. Rev. B*, vol. 85, p. 134420, Apr 2012.
- [13] Y. Song and H. Dery, "Magnetic-field-modulated resonant tunneling in ferromagnetic-insulator-nonmagnetic junctions," *Phys. Rev. Lett.*, vol. 113, p. 047205, Jul 2014.
- [14] I. Zutic, J. Fabian, and S. Das Sarma, "Spintronics: Fundamentals and applications," *Rev. Mod. Phys.*, vol. 76, pp. 323–410, Apr 2004.
- [15] J. Fabian, A. Matos-Abiaguea, C. Ertler, P. Stano, and I. Zutic, "Semiconductor spintronics," *Acta Phys. Slovaca*, vol. 57, pp. 565–907, 2007.
- [16] J. L. Cheng, M. W. Wu, and J. Fabian, "Theory of the spin relaxation of conduction electrons in silicon," *Phys. Rev. Lett.*, vol. 104, p. 016601, Jan 2010.
- [17] P. Li and H. Dery, "Spin-orbit symmetries of conduction electrons in silicon," *Phys. Rev. Lett.*, vol. 107, p. 107203, Sep 2011.
- [18] Y. Song and H. Dery, "Analysis of phonon-induced spin relaxation processes in silicon," *Phys. Rev. B*, vol. 86, p. 085201, Aug 2012.
- [19] J. Li and I. Appelbaum, "Modeling spin transport in electrostatically-gated lateral-channel silicon devices: Role of interfacial spin relaxation," *Phys. Rev. B*, vol. 84, p. 165318, Oct 2011.
- [20] —, "Lateral spin transport through bulk silicon," *Appl. Phys. Lett.*, vol. 100, no. 16, pp. 162408, 2012.
- [21] D. Osintsev, O. Baumgartner, Z. Stanojevic, V. Sverdlov, and S. Selberherr, "Subband splitting and surface roughness induced spin relaxation in (001) silicon SOI MOSFETs," *Solid-State Electron.*, vol. 90, pp. 34 – 38, 2013.
- [22] V. Sverdlov, *Strain-Induced Effects in Advanced MOSFETs*. Wien - New York: Springer, 2011.
- [23] J.-M. Jancu, J.-C. Girard, M. O. Nestoklon, A. Lemaître, F. Glas, Z. Z. Wang, and P. Voisin, "STM images of subsurface Mn atoms in GaFs: Evidence of hybridization of surface and impurity states," *Phys. Rev. Lett.*, vol. 101, p. 196801, Nov 2008.
- [24] M. Prada, G. Klimeck, and R. Joynt, "Spin-orbit splittings in Si/SiGe quantum wells: From ideal Si membranes to realistic heterostructures," *New Journal of Physics*, vol. 13, no. 1, p. 013009, 2011.
- [25] Z. Wilamowski and W. Jantsch, "Suppression of spin relaxation of conduction electrons by cyclotron motion," *Phys. Rev. B*, vol. 69, p. 035328, Jan 2004.
- [26] D. Osintsev, V. Sverdlov, Z. Stanojević, A. Makarov, and S. Selberherr, "Temperature dependence of the transport properties of spin field-effect transistors built with InAs and Si channels," *Solid-State Electron.*, vol. 71, pp. 25 – 29, 2012.
- [27] J. Slonczewski, "Current-driven excitation of magnetic multilayers," *Journal of Magnetism and Magn. Materials*, vol. 159, no. 1-2, pp. L1–L7, 1996.
- [28] L. Berger, "Emission of spin waves by a magnetic multilayer traversed by a current," *Phys. Rev. B*, vol. 54, pp. 9353–9358, Oct 1996.
- [29] A. V. Khvalkovskiy, D. Apalkov, S. Watts, R. Chepelskii, R. S. Beach, A. Ong, X. Tang, A. Driskill-Smith, W. H. Butler, P. B. Visscher, D. Lottis, E. Chen, V. Nikitin, and M. Krounbi, "Basic principles of STT-MRAM cell operation in memory arrays," *J. Phys. D*, vol. 46, no. 7, p. 074001, 2013.
- [30] A. Makarov, V. Sverdlov, D. Osintsev, and S. Selberherr, "Reduction of switching time in pentalayer magnetic tunnel junctions with a composite-free layer," *Phys. Status Solidi Rapid Research Letters*, vol. 5, no. 12, pp. 420–422, 2011.
- [31] A. Makarov, V. Sverdlov, and S. Selberherr, "Magnetic tunnel junctions with a composite free layer: A new concept for future universal memory," in *Future Trends in Microelectronics*. John Wiley & Sons, 2013, pp. 93–101.
- [32] A. Makarov, "Modeling of emerging resistive switching based memory cells," Dissertation, Institute for Microelectronics, TU Wien, 2014.
- [33] A. Lyle, J. Harms, S. Patil, X. Yao, D. J. Lilja, and J.-P. Wang, "Direct communication between magnetic tunnel junctions for nonvolatile logic fan-out architecture," *Appl. Phys. Lett.*, vol. 97, no. 15, p. 152504, 2010.
- [34] A. Lyle, S. Patil, J. Harms, B. Glass, X. Yao, D. Lilja, and J.-P. Wang, "Magnetic tunnel junction logic architecture for realization of simultaneous computation and communication," *IEEE Trans. Magn.*, vol. 47, no. 10, pp. 2970–2973, Oct 2011.
- [35] H. Mahmoudi, T. Windbacher, V. Sverdlov, and S. Selberherr, "Implication logic gates using spin-transfer-torque-operated magnetic tunnel junctions for intrinsic logic-in-memory," *Solid-State Electron.*, vol. 84, pp. 191 – 197, 2013.
- [36] C. Augustine, N. Mojumder, X. Fong, H. Choday, S. P. Park, and K. Roy, "STT-MRAMs for future universal memories: Perspective and prospective," in *International Conference on Microelectronics (MIEL)*, May 2012, pp. 349–355.
- [37] T. Endoh, "STT-MRAM technology and its NV-logic applications for ultimate power management," in *CMOS Emerging Technologies Research (CMOSETR)*, 2014, p. 14.
- [38] W. Zhao, E. Belhaire, C. Chappert, F. Jacquet, and P. Mazoyer, "New non-volatile logic based on spin-MTJ," *Phys. Status Solidi A*, vol. 205, no. 6, pp. 1373–1377, 2008.
- [39] M. Natsui, D. Suzuki, N. Sakimura, R. Nebashi, Y. Tsuji, A. Morioka, T. Sugibayashi, S. Miura, H. Honjo, K. Kinoshita, S. Ikeda, T. Endoh, H. Ohno, and T. Hanyu, "Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating," in *International Solid-State Circuits Conference (ISSCC)*, Feb 2013, pp. 194–195.
- [40] J. Borghetti, G. Snider, P. Kuekes, J. Yang, D. Stewart, and R. Williams, "Memristive switches enable stateful logic operations via material implication," *Nature*, vol. 464, pp. 873–876, 2010.
- [41] H. Mahmoudi, T. Windbacher, V. Sverdlov, and S. Selberherr, "Reliability analysis and comparison of implication and reprogrammable logic gates in magnetic tunnel junction logic circuits," *IEEE Trans. Magn.*, vol. 49, no. 12, pp. 5620–5628, Dec 2013.