Passivation controlled field effect mobility in 2D semiconductor based FET devices for high performance logic circuit development on flexible platform

Sayani Majumdar1, Mika Soikkeli2, Wonjae Kim1, Yury Illarionov2,3, Stefan Wachter4, Dmitry Polyushkin4, Sanna Aapiainen1 and Mikko Prunnila1

1VTT Technical Research Centre of Finland Ltd., P.O. Box 1000, FI-02044 VTT, FINLAND
2Institute for Microelectronics, TU Wien, Gusshausstrasse 27–29, 1040 Vienna, AUSTRIA
3Ioffe Physical-Technical Institute, Polytechnicheskaya 26, 194021 St. Petersburg, RUSSIA
4Institute for Photonics, TU Wien, Gusshausstrasse 27–29, 1040 Vienna, AUSTRIA

Introduction

In two-dimensional transition metal dichalcogenides (TMDs) based micro and nanoelectronic devices, optimal passivation and doping strategies is an issue of utmost importance for improved charge carrier mobility, desirable operating points, hysteresis-free operation and long-term stability. For devices on flexible platform, additional issues like mechanical flexibility of the coatings and lower thermal treatments also need considerations. In the current work, we present our results on impact of different passivation methods on the performance of CVD grown MoS2 based FET devices on flexible substrates.

Experimental

For the experiment, MoS2 based backgated MOSFET structure was selected with following device configuration. After the device fabrication, different dielectric layers like ALD grown Al2O3, evaporated Parylene N, Parylene C and their combinations were used for passivation and their electrical properties characterized in ambient and in vacuum at different temperatures.

![Device architecture](image)

Figure 1. Device architecture (top panel) and chemical structure of the dielectric passivation layers (bottom panel) used in the experiment.

Results

Device current and mobility

![Characteristics](image)

Figure 2. $I_{DS}$-$V_{GS}$ characteristics at a fixed $V_{DS}$ for the four fabricated devices at ambient (Left) and at high temperature and in vacuum.

Measurement at ambient and under vacuum at high temperature of 165 °C shows similar trend in $I_{DS}$-$V_{GS}$ characteristics at a fixed drain-source bias, $V_{DS}$. The samples with Al2O3 passivation shows highest n-doping leading to strong negative side shift of the threshold voltage with highest output current. With Parylene passivation, the output current decreases, however, the operating point shifts towards the positive voltage. The Field effect mobility of the devices were calculated using the equation

$$
\mu = \frac{\Delta I_{DS}}{\Delta V_{GS}} \frac{(L/W)}{1/C_{IV}}
$$

where $C_{IV}$ is the capacitance per unit area between the conducting channel and the back gate ($C_{IV} = \epsilon_r \epsilon_o d$, $\epsilon_r = 7$ for Al2O3, $d$ is the thickness of Al2O3 (30 nm), $L$ is the channel length (~1 μm) and $W$ is the channel width (365 μm). The typical field effect mobility of the devices varies from $10^{-1} \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ for Parylene/Al2O3/Parylene coated FETs to $1.7 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ for 100 nm Al2O3 coated FETs. Best device on/off ratio vary between $10^4$ for Al2O3 coated devices to $10^5$ for Parylene/Al2O3/Parylene coated devices.

Hysteresis

In terms of hysteresis in the $I_{DS}$-$V_{GS}$ curves, the sample coated with Parylene N/Al2O3/Parylene N showed smallest hysteresis between up and down sweeps when measured in ambient and in vacuum with significant improvement in vacuum annealed samples.

![Hysteresis Width](image)

Figure 3. (Top) $V_{GS}$-$V_{DS}$ hysteresis for up and down sweeps of $V_{DS}$ at a fixed $V_{GS}$ for the four fabricated devices at ambient. (Bottom) Hysteresis as a function of measurement frequency for the Parylene N/Al2O3/Parylene N coated devices at room temperature (left) and in vacuum (right) showing significant improvement in hysteresis due to baking in vacuum.

This improvement in hysteresis in vacuum annealed samples clearly indicate charge transfer from/to absorbed molecules like water, the most abundant dipolar adsorbate under ambient condition, to be the major reason for hysteresis in the MoS2 transistors. Defect sites, caused by the absorbed water molecules at the MoS2/ dielectric interface form charge trapping sites, causing a large hysteresis. Significantly reduced and nearly measurement frequency independence of hysteresis in the vacuum annealed samples indicate presence of lower amount of charge trapping sites in these samples, which is expected due to removal of water vapor when heated to 165 °C in vacuum. Therefore, it can be concluded that thermal annealing in high vacuum condition and a proper encapsulation before taking the sample out in ambient can significantly improve device hysteresis.

Reproducibility

![Reproducibility](image)

Figure 4. (Left) $I_{DS}$-$V_{GS}$ characteristics of (left) Al2O3 coated 39 devices and (right) Parylene N/Al2O3/Parylene N coated 38 devices showing good reproducibility between devices.

Conclusion

In conclusion, data from differently passivated MoS2 FET devices show that it is possible to modify the field effect mobility of the devices by 3 orders of magnitude only through passivation control. The best mobility value arises due to strong n-doping arising from ALD grown Al2O3 encapsulation layer, while alternate layers of Parylene N and Al2O3 gives best performance in terms of hysteresis and passivation, together with a positive shift in the operating point. This study provides potential direction for low thermal budget, high mechanical flexibility strategies to control carrier doping and prevent challenges like poor yield, performance degradation, irreproducibility and instability of TMD based fully integrated circuits on flexible platform.

Acknowledgements

Authors sincerely acknowledge funding from Graphene Flagship. The project made use of the Micronova Nanofabrication facilities.