

# Gate-stack engineered NBTI improvements in high-voltage logic-for-memory high- $\kappa$ /metal gate devices

B.J. O’Sullivan, R. Ritzenthaler, G.Rzepa\*, Z. Wu, E. Dentoni Litta, O. Richard, T. Conard, V. Machkaoutsan\*\*, P. Fazan\*\*, C. Kim\*\*\*, J. Franco, B. Kaczer, T. Grasser\*, A. Spessot, D Linten, N. Horiguchi  
imec, Leuven, Belgium, \* TU, Wien, Austria, \*\*Micron, \*\*\* SK Hynix  
[barry.osullivan@imec.be](mailto:barry.osullivan@imec.be)

**Abstract**— Potential solutions for the reliability challenges of high- $\kappa$  metal gate (HKMG) integration into DRAM high-voltage peripheral logic devices are reported. A detailed study of Negative Bias Temperature Instability (NBTI)-degradation, supported by physical analysis, assessing the impact of various tuning components within the stack (interface layer, high- $\kappa$  fluorination and/or cap, metal gate) is presented. The presence of Nitrogen throughout the HKMG stack can originate either from high- $\kappa$  processing or metal-nitride gate electrode. It is shown that preventing nitrogen diffusion towards the Si/SiO<sub>2</sub> interface region, together with AlO<sub>x</sub> (and F) incorporation at the HKMG interface, can tune device threshold voltage and modulate access to donor trap-defect bands. The result of these effects is a vast improvement in NBTI performance.

**Index Terms**— Logic for memory, NBTI, defect band access, AlO<sub>x</sub> cap


## I. INTRODUCTION

The logic-based components on memory chips include sense amplifiers, row decoders, internal refresh, and Input & Output (I/O) access transistors. Collectively, they are frequently referred to as the periphery. Given the range of functionality served by these devices, different  $V_{dd}$  values are required for some applications. These peripheral devices have hitherto been based on poly/SiO<sub>2</sub> and lately SiON technologies, with multiple SiO<sub>2</sub> thickness layers employed to enable the required  $V_{dd}$  modulation. Among the challenges to continued scaling of the DRAM periphery is the increasing gate leakage current density of the high performance (thinner oxide) devices operating at the lower  $V_{dd}$ . Their proposed evolution towards high- $\kappa$  dielectric/metal gate stacks (HKMG) [1] can mirror that of sub-45 nm CMOS logic technologies, thereby enabling continued cost-limited scaling in next-generation memory devices. Although the leakage-limiting properties of HKMG are not required on the higher  $V_{dd}$  / high-voltage (HV) devices *per se*, the use of a single stack across the entire peripheral region enables a cost-limiting integration, as shown schematically in Figure 1 [2].

These logic devices are fabricated in a gate-first scheme, thereby precluding cutting-edge logic processing (e.g. replacement metal gate [3]). DRAM BEOL thermal budgets [4] are sufficiently high to enable elemental diffusion within the HKMG gate stack and introduce reliability challenges: previous

reports have demonstrated that high voltage pFET devices (~5nm equivalent oxide thickness, EOT) are vulnerable to Negative Bias Temperature Instability (NBTI) [2, 5].

In this work, the impact of various gate stack process optimizations for high-voltage logic memory applications are explored. These include the SiO<sub>2</sub> layer formation and treatment, materials contained within the high- $\kappa$  material, and the metal gate electrode. These are assessed in terms of defect density and location in the gate stack. Results demonstrate significant differences in reliability characteristics which are explained.



**Figure 1.** Schematic diagram of varying oxide thickness on devices in the periphery of memory devices, enabling fabrication of varying- $V_{dd}$  devices utilising a single high- $\kappa$ /Metal gate process, albeit on multiple oxide thicknesses.

## II. DEVICE AND MEASUREMENT PROCEDURE

### A. Device Fabrication

The gate-first process employed involves a high temperature oxidation step to form an SiO<sub>2</sub> layer (~5 nm), followed by depositing 2 nm of ALD HfO<sub>2</sub> and a PVD TiN or TaN based metal gate electrode. Subsequent anneal steps include junction activation, simulated DRAM BEOL thermal budget, and sintering [2]. The results of four experiments are reported in this study as follows: 1) the oxidation method for the SiO<sub>2</sub> interface layer, with ISSG (in-situ steam generated), dry thermal oxide, and low temperature ALD SiO<sub>2</sub> followed by high temperature anneal layers compared; 2) the impact plasma nitridation on the SiO<sub>2</sub> layer prior to high- $\kappa$  deposition; 3) the impact of nitrogen introduced via the gate electrode and 4) the impact of fluorine and/or AlO<sub>x</sub> cap incorporation on the high- $\kappa$  layer.

## B. Experimental procedure

NBTI measurements (using extended MSM [6]) were performed at 125°C on 10x1  $\mu\text{m}^2$  planar structures. Data was analysed by (a) multi-variate power law fitting, following (1)

$$\Delta V_t = A_0 * E_{ov}^\gamma * t^n, \quad (1)$$


where  $\Delta V_t$  is the measured threshold voltage shift,  $E_{ov}$  the effective electric field,  $(V_{g\ stress} - V_t)/EOT$ ,  $\gamma$  the field power law exponent,  $t$  stress time,  $n$  the time exponent of  $\Delta V_t$  degradation, and  $A_0$  a fitting parameter containing the temperature dependent term (which is not varied in this work). NBTI lifetime results are reported as  $V_{ov}$ , (or  $E_{ov}$ ) which is the maximum overdrive voltage (or field) to survive 10 year operation at 30 mV threshold voltage degradation. Data was also analysed by performing (b) Universal model fitting [6], thereby enabling decoupling of the  $V_t$  degradation into constituent recoverable ( $\Delta N_R$ ) and permanent ( $\Delta N_P$ ) components [6]. Defect band properties in both the SiO<sub>2</sub> and HfO<sub>2</sub> layers were calibrated to the measured  $\Delta V_t$ - $V_g$ - $t$  datasets with (c) the Comphy tool. This enables parameters of the 2-state NMP model and simple double-well (DW) [7] which best describe the measured dataset be obtained and analyzed. The measured  $\Delta V_t$  values were transformed to an effective charge density, to enable an oxide-thickness independent sample to sample comparison, described in (2)

$$\Delta N_{eff} = \frac{\Delta V_t * C_{ox}}{q}, \quad (2)$$

where  $C_{ox}$  is the oxide thickness and  $q$  is the electronic charge.

The impact of timing of the e-MSM measurement was explored, with the conventional system applied (incorporating  $\sim 1$  ms delay time between end of stress and commencement of collection of data during relaxation), compared to an ultra-fast system, which reduces this delay time to  $\sim 1$   $\mu\text{s}$ . These results are shown in Figure 2, together with data collected at 1 ms delay time from the ultrafast method.

Note the reduction of the time exponent on increasing the stress time (for  $t_s \geq 1$  s) observed for the 1  $\mu\text{s}$  ultrafast method, and the higher  $\Delta V_t$  observed in this case. It is seen that data collected at 1 ms from the ultrafast method overlaps that collected from the conventional method (also at 1 ms). Comphy fits to the  $\Delta V_t$ - $t$  data are displayed, to which the measured data converges, and increasingly so for the 1  $\mu\text{s}$  delay time. The Recoverable and Permanent defect contributions evaluated from Universal Model fitting are also shown in Figure 2, together with the sum of the two components. This defect density, derived from the conventional 1 ms delay data, is higher than that measured at even 1  $\mu\text{s}$  delay time, suggesting some defects in the stack have already relaxed in this time frame, but can be considered with this fitting methodology. This implies defects with sub-microsecond relaxation times are included in the  $\Delta N_R$  and  $\Delta N_P$  analysis.



**Figure 2.** Defect kinetics revealed by conventional and Ultra-Fast-MSM (c and UF, respectively) are comparable for 1 ms  $t_{relax\ minimum}$ .  $\Delta V_{t\ R+P}$  from Universal Model Fitting (to which Comphy fits converge) exceeds  $\Delta V_{t\ t_{relax} \geq 1\mu s}$ , suggesting fast-trap ( $< 1$  ms) contribution detected by Universal model [6] fits to c-MSM data.

Capacitance-Voltage measurements were also performed on 50x50  $\mu\text{m}^2$  device structures, at 100 kHz *a.c.* frequency, at temperatures in the range 25 to 125°C. Flat-band voltage ( $V_{fb}$ ) and effective work-function ( $\phi_m$ ) values were extracted from CVC fits [8] to the measured data. Changes in  $V_{fb}$  with temperature were derived with (3)


$$V_{fb} = \phi_m - \chi_{Si} - \frac{E_g}{2} - \frac{kT}{q} \log\left(\frac{N_a}{n_i}\right) - \frac{Q_f}{C_{ox}} \quad (3)$$

where  $\chi_{Si}$  is the silicon electron affinity,  $E_g$  the (temperature-dependent) silicon bandgap,  $k$  Boltzmann constant,  $T$  temperature,  $N_a$  acceptor concentration,  $n_i$  the (temperature-dependent) intrinsic carrier concentration,  $Q_f$  the fixed charge, and  $C_{ox}$  the oxide capacitance.

## III. DATA/RESULTS AND DISCUSSION

### A. Effect of SiO<sub>2</sub> oxidation mode


Given the proclivity of near-channel hole traps to contribute to NBTI, several methods for SiO<sub>2</sub> growth/deposition were compared, in a bid to ascertain whether this oxide layer plays a strong role on the near-interface defects. Defect generation kinetics are similar for oxide layers generated from ISSG, thermal oxidation, or PEALD and subsequently annealed, as displayed in Figure 3. All high- $\kappa$ /MG stacks explored show lower  $n$  value than the less defective SiO<sub>2</sub>/poly stack. Similar  $\gamma$  values and  $\Delta N_{eff}$ , suggest no significant impact of oxidation conditions, and that the considerable difference between SiO<sub>2</sub>/poly and HKMG stacks are related to other elements in the stack.



**Figure 3.** Defect generation (A) kinetics and (B) bias dependence for Si/SiO<sub>2</sub>/HK/MG stacks, where the SiO<sub>2</sub> fabrication method was varied. Similar characteristics for all SiO<sub>2</sub> oxidation methods are shown and have higher defectivity than the poly/SiO<sub>2</sub> reference.


### B. Impact of Nitrogen incorporation in the dielectric layer

Incorporation of nitrogen in the HK stack has been shown to improve [2] or conversely, degrade device reliability [9]. Varying intensity of a decoupled plasma nitridation (DPN) step, by changing the power during deposition, can modify the N depth profile, together with O content towards the top of the stack (Figure 4), as revealed by ToF-SIMS analysis. For the most intense DPN step, nitrogen permeates almost fully through the underlying SiO<sub>2</sub> layer, while the top region shows similar oxygen and nitrogen concentrations, suggesting the presence of an SiO<sub>x</sub>N<sub>y</sub> layer. As seen in Figure 5, both the oxygen and nitrogen profiles are depth dependent, and their impact on the BTI reliability was studied.



**Figure 4.** N<sup>+</sup> and O<sup>+</sup> profiles from ToF-SIMS, in SiO<sub>2</sub> layers subjected to DPN steps of varying intensity, show the modification of the interlayer as a function of the DPN step applied. Profiles were equalised to ensure Si signals overlap, with the Si/SiO<sub>2</sub> interface located between 0.6 and 0.7 x-axis

$\Delta N_R$  and  $\Delta N_P$  values derived from Universal Model fitting of measured BTI data are shown in Figure 5(A-B). Increasing the DPN intensity reduces  $\Delta N_R$ , in agreement with the increasingly N-rich SiO<sub>x</sub>N<sub>y</sub> acting as a more efficient diffusion barrier for metals (Al, Ti, Hf) [2] during the BEOL anneal steps, with resultant  $V_{ov}$  increase (Figure 5(C)). However, on further increasing N, nitrogen permeates closer to the channel, with resultant increase in  $\Delta N_P$ , and NBTI degradation, consistent with [9]. The incorporation of an SF<sub>6</sub> step, performed subsequent to the plasma nitridation has the effect of reducing the permanent defect density values towards that of the poly/SiO<sub>2</sub> case, together with the optimum DPN step and brings about a significant increase in the achieved NBTI performance, shown in Figure 5(C). The key learning is the competing impact of nitridation and its location within the dielectric stack: combining the optimum DPN with an F-incorporating plasma step, reduces  $\Delta N_P$  to poly/SiO<sub>2</sub> levels, with strong NBTI improvement.




**Figure 5.** Universal Model fit results show (A)  $\Delta N_P$  and (B)  $\Delta N_R$  changes with  $E_{ov}$  as a function of DPN intensity, while (C) shows the estimated lifetime for 30 mV plotted against the effective field,  $E_{ov}$  (i.e.  $V_{ov}/EOT$ ) for the samples. An optimum in NBTI robustness with DPN3, which is further enhanced by F incorporation is shown.

### C. Impact of Nitrogen incorporation in the Metal Gate

#### 1) Physical Analysis


TaN-gated high-voltage pFET stacks have been shown to demonstrate superior NBTI robustness to TiN-gated stacks [5]. In a bid to understand the rationale for this, EDS analysis was performed on TEM micrographs, which yields elemental profiling through the dielectric stack, as shown in Figure 6. Immediately clear from comparing the images for (A) TiN and (B) TaN electrodes is the increased thickness for the TaN case, and the lower Ta signal in the MG region, which is due to an overlap of signal between Tantalum and Silicon. However, a difference in Nitrogen in the metal gate is also clearly evident, with higher concentration for TiN gate. A difference in nitrogen profile throughout the the gate-region, and interestingly, close to the channel (shaded areas in Figure 6) is noted.



**Figure 6.** EDS signal from TEM measurements shows higher N content in SiO<sub>2</sub> for (A) TiN than (B) TaN-gated HKMG stacks.

#### 2) NBTI characterisation

The role of the near-channel Nitrogen (Figure 6) on permanent and recoverable defect densities in the respective samples is shown in Figure 7. There is a clear increase in both  $\Delta N_R$  and  $\Delta N_P$  in the case of the TiN-gated samples, together with the bias dependence thereof (i.e. accessibility of these defects bands, represented as  $\gamma$ ), with the TaN based samples showing similar defect densities to the SiO<sub>2</sub>/poly reference. The observed differences in  $\Delta N_P$  are consistent with the presence of defects resulting from N incorporation near the channel, the presence of which are demonstrated in Figure 6(A). These results corroborate the reduction in low-frequency noise for such samples [10].




**Figure 7.** Permanent and Recoverable defect densities derived from Universal Model fitting of NBTI data for the gate-electrode options explored, reveal that TiN-gated stacks results in higher (A)  $\Delta N_P$  and (B)  $\Delta N_R$ , together with higher bias dependence for both defect types.

The differences in  $\Delta N_R$  seen in Figure 7(B) on changing metal gate electrode are believed to be related to the absence of Ti diffusion in the TaN sample together with reduced N content, as seen in the DPN experiments of Figures 4 & 5(B). Strong diffusion of Ti has previously been reported for such structures, when subjected to the thermal budgets that are consistent with DRAM BEOL [2]. Unfortunately, this distinction cannot be quantified in the dielectric of the TaN-gated stack, due to the Si/Ta EDS signal overlap. The differences in defect profiles are consistent with  $V_i$  degradation kinetics, with higher time exponent,  $n$ , for (less-defective) TaN, shown in Figure 8.


Interestingly, utilising a 5 nm TaN-layer between the poly-contacting (5nm) TiN layer is sufficient to duplicate the TaN-trend, shown in Figures 7 and 8, suggesting this prevents the nitrogen and titanium diffusion towards the channel, and higher NBTI seen in the TiN-gate case. This combination also brings the added benefit of a more viable etch chemistry.

#### 3) Modelling of measured NBTI characteristics

Relaxation of stress-induced threshold voltage degradation, as a function of stress time and field for TiN and TaN-gated samples are presented in Figure 9(A and B, respectively). The increase in  $\Delta V_i$  at a given stress condition is evident for the TiN-gated sample, with marginal EOT reduction notwithstanding. The excellent fits obtained with Comply for these datasets are shown in Figure 9, as solid lines. The extracted trap parameters, presented in Table 1, indicate an increase in  $N_{ot}$  (donor traps located 0.1-0.6 nm from Si/SiO<sub>2</sub> interface) for the TiN-gated sample, shown in Table 1. This defect band's contribution to NBTI is enhanced with the  $\sim 50$  mV  $V_i$  increase for the TiN-gated stack, consistent with the differences in  $\gamma$  shown in Figure 7(A).



**Figure 8.** Defect generation kinetics as a function of gate electrode, showing higher  $\Delta N_{\text{eff}}$  and lower time exponent for TiN based stacks, than TaN-based or poly/SiO<sub>2</sub> reference.



**Figure 9.** Measured  $\Delta V_t$ - $t$  data at varying  $V_{\text{ov}}$  (symbols), during consecutive stress (incrementing from  $\sim 2$  to  $\sim 1000$ s) and relax (1ms-10s) cycles for (A) TiN and (B) TaN-gated stacks. Solid lines are Comphy fits of measured dataset. Each stress and relax step are plotted on their own individual log scale.

**Table 1.** Fit parameters derived from Comphy for TiN gate and TaN gate samples. The obtained fits are consistent with an increase in defect density in the TiN-gated sample.


	TiN	TaN
$\langle E_t \rangle \pm \sigma_{E_t}$ [eV]	$-1.4 \pm 0.24$	$-1.4 \pm 0.21$
$N_{\text{ot}}$ [cm <sup>-3</sup> ]	$1.4 \times 10^{20}$	$8.0 \times 10^{19}$
$\langle S \rangle \pm \sigma_S$ [eV]	$5.6 \pm 2.7$	$5.6 \pm 2.2$
$R$	2.2	2.2

#### D. Impact of $V_t$ tuning-capping layers on NBTI

##### 1) Device characteristics

The impact of gate stack engineering on NBTI has been reported [e.g., 11] to enable significant improvements. In this work, AlO<sub>x</sub> capping layers (between HK & MG), with or without an F plasma step are studied, with variations in the


timing of F and AlO<sub>x</sub>. Device characteristics are detailed in Figure 10. Drive current follows the expected  $1/C_{\text{ox}}$  trendline, suggesting no additional mobility degradation. Incorporation of an AlO<sub>x</sub> cap results in a significant  $V_t$  reduction ( $\sim 180$  mV). This  $V_t$ -tuning method has been applied for logic devices [12], and as shown here, is still applicable on 5 nm SiO<sub>2</sub> layers, together with HKMG. Its impact on device reliability is the focus of this section.



**Figure 10.** (A)  $I_{\text{on}}$  and (B)  $V_t$ -EOT trends for novel stacks HKMG explored, showing negligible impact on device performance, and strong  $V_t$  reduction on AlO<sub>x</sub> incorporation.

##### 2) Charge and effective workfunction characterisation


In this study, the impact of AlO<sub>x</sub> cap, in combination with a TaN/TiN electrode are explored, and compared to samples which also had SF<sub>6</sub> treatment, either before or after the AlO<sub>x</sub> deposition. CV measurements on  $p$ -Si enable similar substrate-hole injection mode as a  $p$ -channel MOSFET, and  $V_{fb}$  values obtained from CVC fitting, at multiple temperatures are plotted in Figure 11(A). At a given temperature, there is limited impact of the SF<sub>6</sub> process on  $V_{fb}$  or effective work-function,  $\phi_m^{\text{eff}}$  values, while the AlO<sub>x</sub> incorporation results in  $\sim 170$  mV increase. Interestingly, the presence of AlO<sub>x</sub> in direct contact with the metal gate shows a higher  $V_{fb}$  shift than observed when an SF<sub>6</sub> step is performed *after* the AlO<sub>x</sub> deposition. This suggests the dipole inducing the  $V_{fb}$  and  $V_t$  shifts is modified by F incorporation between the AlO<sub>x</sub> and MG layers (shown in Figure 10(B)). The temperature dependence of  $V_{fb}$  was calculated from (3), and shown in Figure 11(A), where the  $Q_f$  term was calculated in the range  $2\text{-}3 \times 10^{10}$  cm<sup>-2</sup> for all samples. The calculated and measured trends follow the expected temperature dependence, implying no varying thermally-activated charge/interface-state component from the elements being added.



**Figure 11.** Results from Capacitance-Voltage measurements show (A) measured (symbol) and fitted (solid line) flat band voltage,  $V_{fb}$ , and (B) effective work-function,  $\phi_{m,eff}$ , as a function of measurement temperature, while (C) shows the band alignment corresponding to the accumulation of the  $p$ -Si substrate.

### 3) Reliability Characterisation


The calculated electric field overdrive voltage to withstand 30 mV NBTI after ten year operation for the samples considered are plotted in Figure 12, where an astonishing increase in NBTI robustness is achieved on addition of the AlO<sub>x</sub> cap, with  $\sim 1$  MV/cm  $E_{ov}$  increase (corresponding to  $\sim 500$  mV  $V_{ov}$  increase) compared to the HKMG stack. Unlike the DPN case, this change is not related to a change in EOT (see Figure 10), but instead due to fundamental changes in the stack on AlO<sub>x</sub> incorporation.



**Figure 12.**  $E_{ov}$  for 10-year NBTI lifetime at 30 mV degradation for TaN/TiN-electrode stacks examined, showing a significant increase on AlO<sub>x</sub> incorporation into the pFET devices. Intermediate values are attained after SF<sub>6</sub>, with or without AlO<sub>x</sub>.

To understand the reasons behind this difference, Universal Model fitting, shown in Figure 13, reveals that  $\Delta N_R$  does not change on AlO<sub>x</sub> incorporation, whereas  $\gamma_P$  for permanent defects increases significantly, together with a reduction in  $\Delta N_P$

at low values of electric field. This suggests a modification of access to the near-interface defect band results on incorporation of AlO<sub>x</sub> into the stack. This trend is seen, to varying degrees, across all samples explored, and detailed in Figure 14(A).



**Figure 13.** Impact of AlO<sub>x</sub> cap on (A)  $\Delta N_P$  and (B)  $\Delta N_R$  for TaN/TiN-gated samples is limited to the permanent defect contribution, which shows lower density and higher bias dependence.


This modification of access to defects responsible for the permanent degradation correlates with the AlO<sub>x</sub> induced  $V_t$  shift, as seen in Figure 14(B). Comphy fitting of measured datasets was performed, and it is seen that the energy level of the donor trap band near to the channel is modified on AlO<sub>x</sub> incorporation, also displayed in Figure 14(C). Incorporation of AlO<sub>x</sub> reduces  $V_t$ , limits band-bending and accessibility of the donor trap band, while reducing the energy level of the defect band. These concomitant effects enable the BTI improvements observed in this work.

### E. Summary of NBTI study for High Voltage Applications

An overview of all results achieved in our study of the NBTI reliability for high voltage logic for memory device applications are presented in Figure 15, where the overdrive for 10 year NBTI lifetime @ 30 mV  $\Delta V_t$  degradation is plotted against the equivalent oxide thickness. Some datapoints displayed have previously been reported [2, 5], but are included again to summarise the current status of research on this topic. Also included for benchmarking are datapoints from [13], where results on ultra-thin oxide layers were reported.

Immediately clear from the figure is the impact of metal gate electrode, with systematically higher values for TaN gate than TiN gate across all process variations explored. For a given gate electrode, significant improvements in BTI robustness can be achieved, at similar EOT, by incorporation of AlO<sub>x</sub>, Fluorine. For TaN and TiN gate electrodes, these reliability improvements are cumulative. The impact of DPN yields

significant improvement in NBTI robustness, at reduced thickness, which is also cumulative with F and AlO<sub>x</sub> induced effects, whereby the  $E_{ov}$  achieved can be quite high, and best results are comparable to the AlO<sub>x</sub> cap with TaN/TiN gate electrode, which shows  $E_{ov} > 4$  MV/cm NBTI robustness.




**Figure 14.**  $V_{ov}$  for 30 mV NBTI degradation observed on AlO<sub>x</sub> / SF<sub>6</sub> incorporation of TaN/TiN-gate stacks correlates with (A) accessibility to near-interface permanent defect band,  $\gamma_p$ , from Universal Model fitting, (B) initial  $V_t$ , and (C) donor-band defect trap energy level, with respect to  $E_{F_i}$  silicon, derived from Comphy

#### IV. CONCLUSIONS

To continue the evolution of memory device scaling, incorporation of high- $\kappa$  metal gate constituents in the logic peripheral devices will become a requirement. To facilitate a single gate stack across the peripheral region, adjacent high voltage devices will also have this HKMG incorporated, albeit on a thicker oxide layer. The impact of this on device reliability is significant, with the enhanced BEOL thermal budgets enabling diffusion of materials from the high- $\kappa$  and metal gate towards the channel, and significantly degrading NBTI.

In this work, we demonstrate some gate stack combinations which limit this diffusion and reveal promising NBTI characteristics. These are achieved by varying the choice of metal gate electrode, controlling the Nitrogen content within the stack, incorporation of AlO<sub>x</sub> cap layers, and F incorporation. These processing options playing roles in modifying the defect densities present, together with the access to those near-channel defect bands which can also be tuned, and consequently promising dielectric stack options for such applications are reported.



**Figure 15.** Overview of updated  $V_{ov}$ -EOT trends for NBTI degradation on HV memory peripheral transistors. Significant differences in  $V_{ov}$  are attained, at EOT  $\sim 4.5$ nm with gate stack engineering. TiN-gated stacks (red symbols) show lower robustness, but yet significant dependence on stack engineering. TaN based stacks (blue symbols) show similar stack-impact, together with higher  $V_{ov}$  values for the reasons detailed above. The DPN-based (TiN-gated, green symbols) stacks show reasonable  $V_{ov}$  increase, at lower EOT. Best NBTI performance was obtained with F incorporated and/or AlO<sub>x</sub>-capped stacks with TaN/TiN electrode (or DPN-processed TiN gate), which can survive 10 year stressing at  $E_{ov} > 4$  MV/cm.

#### V. REFERENCES

[1] S.-H. Lee, "Technology Scaling Challenges and Opportunities of Memory Devices", *Proc. 2016 IEEE International Electron Devices Meeting*, (2016), pp. 1.1.1-1.1.8

- [2] R. Ritzenthaler, M. Cho, T. Schram, A. Spessot, E. Simoen, B.J. O'Sullivan, E. Dentoni Litta, N. Horiguchi, "Treatments for reliability improvement in thick oxides diffusion and gate replacement I/O transistors", *International Journal of Materials Engineering Innovation*, **8**, 1, (2017), pp. 53-70
- [3] M.M. Frank, "High-k / Metal Gate Innovations Enabling Continued CMOS Scaling", *Proc. 2011 European Solid State Device Research Conference*, pp. 25-33
- [4] A. Spessot, R. Ritzenthaler, T. Schram, N. Horiguchi, P. Fazan, "Optimized material solutions for advanced DRAM peripheral transistors", *Phys. Stat. Sol. A.*, **213**, 2, (2016), pp. 245-254
- [5] B.J. O'Sullivan, R. Ritzenthaler, E. Simoen, E. Dentoni Litta, T. Schram, A. Chasin, D. Linten, N. Horiguchi, V. Machkaoutsan, P. Fazan, Y. Ji, "Gate stack engineering to enhance high- $\kappa$ /metal gate reliability for DRAM I/O applications", in *Proc. 2017 IEEE International Reliability Physics Symposium*, pp. DG-8.1 - DG-8.8
- [6] B. Kaczer, T. Grasser, J. Roussel, J. Martin-Martinez, R. O'Connor, B. J. O'Sullivan, G. Groeseneken, "Ubiquitous relaxation in BTI stressing—New evaluation and insights", *Proc. 2008 IEEE International Reliability Physics Symposium*, pp. 20-27
- [7] G. Rzepa, J. Franco, B.J. O'Sullivan, A. Subirats, M. Simicic, G. Hellings, P. Weckx, M. Jech, T. Knobloch, M. Walth, P. Roussel, D. Linten, B. Kaczer, T. Grasser, "Comphy - A Compact-Physics Framework for Unified Modeling of BTI", *Microelec. Rel.*, **85**, (2018), pp. 49-65
- [8] J. R. Hauser and K. Ahmed, "Characterization of ultra-thin oxides using electrical C-V and I-V measurements", *Proc 1998 AIP Conference*, **449**, pp. 235-239
- [9] M. Aoulaiche, E. Simoen, R. Ritzenthaler, T. Schram, H. Arimura, M. Cho, T. Kauerauf, G. Groeseneken, N. Horiguchi, A. Thean, A. Federico, F. Crupi, A. Spessot, C. Caillat, P. Fazan, H.-J. Na, Y. Son, K. B. Noh, "Impact of Al<sub>2</sub>O<sub>3</sub> position on performances and reliability in high-k metal gated DRAM periphery transistors", *Proc. 2013 European Solid State Device Research Conference*, pp. 190-193
- [10] E. Simoen, B. O'Sullivan, R. Ritzenthaler, E. Dentoni Litta, T. Schram, N. Horiguchi, and C. Claeys, "TaN Versus TiN Metal Gate Input/Output pMOSFETs: A Low-Frequency Noise Perspective", *IEEE Trans. Elec. Dev.*, **65**, 9 (2018), pp. 3676-3681
- [11] X. Garros, M. Casse, C. Fenouillet-Beranger, G. Reibold, F. Martin, C. Gaumer, C. Wiemer, M. Perego, F. Boulanger, "Detrimental impact of technological processes on BTI reliability of advanced high-K/metal gate stacks", in *Proc. 2009 IEEE International Reliability Physics Symposium*, pp. 362-366
- [12] A. Veloso, L. Witters, M. Demand, I. Ferain, N. J. Son, B. Kaczer, P.J. Roussel, E. Simoen, T. Kauerauf, C. Adelman, S. Brus, O. Richard, H. Bender, T. Conard, R. Vos, R. Rooyackers, S. Van Elshocht, N. Collaert, K. De Meyer, S. Biesemans and M. Jurczak, "Flexible and robust capping-metal gate integration technology enabling multiple-V<sub>T</sub> CMOS in MuGFETs", *Proc. 2008 IEEE Symposium on VLSI Technology*, pp. 14-15
- [13] M. Cho, J.-D. Lee, M. Aoulaiche, B. Kaczer, P. Roussel, T. Kauerauf, R. Degraeve, J. Franco, L.-Å. Ragnarsson and G. Groeseneken, "Insight Into N/PBTI Mechanisms in Sub-1-nm-EOT Devices", *IEEE Trans. Elec. Dev.*, **59**, (2012), pp. 2042-2048