

# Anomalous Instabilities in CVD-MoS<sub>2</sub> FETs Suppressed by High-Quality Al<sub>2</sub>O<sub>3</sub> Encapsulation

Yu. Yu. Illarionov<sup>1,2</sup>, T. Knobloch<sup>1</sup>, K.K.H. Smithe<sup>3</sup>, M. Waltl<sup>1</sup>, R.W. Grady<sup>3</sup>, D. Waldhoer<sup>1</sup>, E. Pop<sup>3</sup>, and T. Grasser<sup>1</sup>

<sup>1</sup>TU Wien, Vienna, Austria <sup>2</sup>Ioffe Institute, St-Petersburg, Russia <sup>3</sup>Stanford University, Stanford, USA

**Introduction:** MoS<sub>2</sub> is a promising 2D semiconductor for next-generation nanoelectronics. Recent studies report MoS<sub>2</sub> FETs with near-ideal SS close to 60 mV/dec [1] and high  $I_{\text{on}}/I_{\text{off}}$  ratios [2] up to  $\sim 10^{10}$ . However, due to a large number of defects in the channel and gate insulator [3] these devices often display hysteresis [3, 4] and bias-temperature instabilities (BTI) of the  $I_{\text{D}}-V_{\text{G}}$  characteristics [3]. Thus, possible stability limitations of MoS<sub>2</sub> FETs have to be addressed prior to bringing them to the commercial market. Here we assess the application potential of single-layer (1L) MoS<sub>2</sub> FETs in digital electronics and thermally assisted memories [5] by studying the effect of Al<sub>2</sub>O<sub>3</sub> encapsulation on their stability with respect to high temperatures, hysteresis and BTI.

**Devices:** Our devices are 1L MoS<sub>2</sub> FETs [2, 6] with the MoS<sub>2</sub> channel grown by CVD at 850°C directly on SiO<sub>2</sub>(25 nm)/p<sup>++</sup>-Si substrates [6]. After detailed measurements on bare devices (Fig. 1a), a high-quality 15 nm thick Al<sub>2</sub>O<sub>3</sub> encapsulation layer (Fig. 1b) was grown by atomic layer deposition (ALD) at 300°C [2, 7]. By analyzing the variability of tens of encapsulated MoS<sub>2</sub> FETs (Fig. 1c), we classify them into Type I ( $\sim 60\%$ ) with excellent  $I_{\text{on}}/I_{\text{off}}$  ratios up to  $10^{10}$  (Fig. 1d), Type II ( $\sim 20\%$ ) with  $I_{\text{on}}/I_{\text{off}}$  ratios of  $10^6 - 10^7$  and Type III ( $\sim 20\%$ ) with poor performance.

**Results and Discussions:** In Fig. 2a we compare the  $I_{\text{D}}-V_{\text{G}}$  characteristics of three types of our MoS<sub>2</sub> FETs after Al<sub>2</sub>O<sub>3</sub> encapsulation. Annealing of all bare devices at 300°C introduces a negative drift of  $V_{\text{th}}$  likely linked to the creation of S vacancies in MoS<sub>2</sub> by chemical reaction with residual H<sub>2</sub> [8, 9]. In Type I devices (Fig. 2b) this drift is completely suppressed by encapsulation which leads to record-high  $I_{\text{on}}/I_{\text{off}}$  ratios of  $10^{10}$  and indicates the high quality of Al<sub>2</sub>O<sub>3</sub>. In Type II devices (Fig. 2c) the  $V_{\text{th}}$  drift is only partially compensated, which can be due to MoS<sub>2</sub> grain boundaries which catalyze the creation of S vacancies [10]. Finally, in Type III devices (Fig. 2d) encapsulation causes a positive  $V_{\text{th}}$  drift due to n-doping of MoS<sub>2</sub> by donor impurities which may be still locally present in Al<sub>2</sub>O<sub>3</sub> [11].

In Fig. 3a we show the  $I_{\text{D}}-V_{\text{G}}$  characteristics of two bare MoS<sub>2</sub> FETs with similar hysteresis width  $\Delta V_{\text{H}}$  versus reverse sweep time  $1/t_{\text{sw}}$  dependences (Fig. 3b). At 25°C a small clockwise hysteresis due to charge trapping by oxide traps in SiO<sub>2</sub> is observed. At 165°C we see a switching of the hysteresis, which becomes counterclockwise near  $V_{\text{th}}$  and remains clockwise far above  $V_{\text{th}}$ . We speculate that this can be due to the interplay between the substitution of S vacancies by O<sup>-2</sup> ions migrating from SiO<sub>2</sub> at negative  $V_{\text{G}}$  [12], and charge trapping by SiO<sub>2</sub> defects at positive  $V_{\text{G}}$ . This would be consistent with the presence of hysteresis switching only in bare MoS<sub>2</sub> FETs (Fig. 3c) and its complete suppression in Type I devices after Al<sub>2</sub>O<sub>3</sub> encapsulation (Fig. 3d), which likely protects the MoS<sub>2</sub> channel from reaction-induced creation of S vacancies and also suppresses irreversible negative drift of  $V_{\text{th}}$ .

In Fig. 4a we show the  $I_{\text{D}}-V_{\text{G}}$  characteristics of a typical Type I and two Type II devices. A more negative  $V_{\text{th}}$  and a smaller  $I_{\text{on}}$  in Type II devices points towards an excess number of S vacancies [9] and suggests the presence of grain boundaries [10]. As a result, in Type II devices hysteresis switching at 165°C and irreversible negative drift of  $V_{\text{th}}$  are present also after Al<sub>2</sub>O<sub>3</sub> encapsulation (Fig. 4b), which is in contrast to Type I devices (Fig. 4c). Furthermore, in devices with more negative  $V_{\text{th}}$  hysteresis switching is more pronounced (Fig. 4d) which can also suggest that the role of S vacancies is important. In contrast to bare MoS<sub>2</sub> FETs (Fig. 3b), in encapsulated Type II devices hysteresis switching starts only at slow sweeps. Thus, we suggest that creation of S vacancies near grain boundaries [10] in encapsulated Type II devices is a slow process as compared to reaction of S with residual H<sub>2</sub> [8] in bare devices.

We finally analyze negative BTI (NBTI) at 25°C on the same Type I device after 300°C annealing (Fig. 5) and after Al<sub>2</sub>O<sub>3</sub> encapsulation (Fig. 6). In annealed bare channel devices we observe smaller NBTI drifts and fast over-recovery starting from  $t_{\text{s}} = 100$  s. Thus we speculate that long stressing at  $-20$  V is enough to activate migration of O<sup>-2</sup> ions from SiO<sub>2</sub> [12] and subsequent substitution of S vacancies created by annealing already at 25°C. This takes place during the stress, which partially suppresses an NBTI shift of  $V_{\text{th}}$  caused by oxide defects, and also during recovery. The latter accelerates the recovery and finally makes  $V_{\text{th}}$  more positive than it was before the stress. After Al<sub>2</sub>O<sub>3</sub> encapsulation (Fig. 6) creation of S vacancies in Type I devices is suppressed and thus we observe only a normal NBTI recovery related to SiO<sub>2</sub> defects, which is nicely consistent with the absence of hysteresis switching (Fig. 3d).

**Conclusions:** We studied the impact of Al<sub>2</sub>O<sub>3</sub> encapsulation on the functionality and stability of 1L CVD-MoS<sub>2</sub> FETs. We found that bare channel devices exhibit thermally enhanced hysteresis switching which might be exploited for memory applications. Subsequent high-quality Al<sub>2</sub>O<sub>3</sub> encapsulation suppresses this memory behavior and results in  $I_{\text{on}}/I_{\text{off}}$  ratios up to  $10^{10}$ , low variability, and excellent thermal stability of the channel. Our results are relevant for the further development of both MoS<sub>2</sub>-based thermally assisted memories and high-performance MoS<sub>2</sub> FETs.

[1] Q. Vu *et al.*, 2D Mater. **5**, 031001 (2018). [2] Y. Illarionov *et al.*, IEEE Electron Device Lett. **38**, 1763 (2017). [3] Y. Illarionov *et al.*, 2D Mater. **3**, 035004 (2016). [4] Y. Guo *et al.*, Appl. Phys. Lett. **106**, 103109 (2015). [5] G. He *et al.*, Nano Lett. **16**, 6445 (2016). [6] K. Smithe *et al.*, ACS Nano **11**, 8456 (2017). [7] M. Mleczko *et al.*, ACS Nano **10**, 7507 (2016). [8] B. Kim *et al.*, RSC Adv. **3**, 18424 (2013). [9] W. Leong *et al.*, Nanoscale **7**, 10823 (2015). [10] Z. Yu *et al.*, Nano Lett. **15**, 6855 (2015). [11] A. Leonhardt *et al.*, ACS Appl. Mater. & Interf. **11**, 42697 (2019). [12] D. Gao *et al.*, Nanotechnology **27**, 505207 (2016).






Fig. 1: Schematic layout of our MoS<sub>2</sub> FETs before (a) and after (b) encapsulation. (c)  $I_D$ - $V_G$  characteristics of our 50 Al<sub>2</sub>O<sub>3</sub> encapsulated MoS<sub>2</sub> FETs and one of the best (Type I) devices with on/off current ratios up to  $10^{10}$  (d).




Fig. 2: (a)  $I_D$ - $V_G$  characteristics of three typical MoS<sub>2</sub> FETs measured after Al<sub>2</sub>O<sub>3</sub> encapsulation. Different impact of Al<sub>2</sub>O<sub>3</sub> is observed for the devices of Type I (b), Type II (c) and Type III (d).




Fig. 3: (a)  $I_D$ - $V_G$  characteristics of two nearly identical bare MoS<sub>2</sub> FETs at 25°C and 165°C. Hysteresis switching is observed at higher temperature. (b) The corresponding  $\Delta V_{th}(1/t_{sw})$  dependences.  $I_D$ - $V_G$  characteristics of the same Type I device before (c) and after (d) encapsulation measured at 25°C, at 165°C and at 25°C after annealing. High-quality Al<sub>2</sub>O<sub>3</sub> enhances thermal stability of MoS<sub>2</sub> and suppresses hysteresis switching at 165°C.




Fig. 4: (a)  $I_D$ - $V_G$  characteristics of 3 encapsulated MoS<sub>2</sub> FETs. Type II devices with a more negative  $V_{th}$  exhibit an irreversible drift after annealing (b). (c) In contrast to Type I devices, in their Type II counterparts hysteresis switching is present for slow sweeps even after Al<sub>2</sub>O<sub>3</sub> encapsulation. (d) The  $\Delta V_{th}(1/t_{sw})$  dependences show that in the Type IIb device with the most negative  $V_{th}$  hysteresis switching is stronger.




Fig. 5: (a) Transformation of the  $I_D$ - $V_G$  characteristics of annealed bare channel MoS<sub>2</sub> FETs after subsequent NBTI stresses. (b) Strong over-recovery is observed, which could suggest that substitution of S vacancies by O<sup>2-</sup> ions diffusing from SiO<sub>2</sub> is overlaid on charge trapping in SiO<sub>2</sub>.




Fig. 6: (a) Transformation of the  $I_D$ - $V_G$  characteristics of encapsulated MoS<sub>2</sub> FETs after subsequent NBTI stresses. (b) Normal NBTI recovery is consistent with charge trapping by oxide traps in SiO<sub>2</sub>. The measurements were performed for the same device as in Fig. 5.

