Submitted: 2019-09-25 Revised: 2019-11-08 Accepted: 2019-11-11 Online: 2020-07-28

Tunneling Effects in NH3 Annealed 4H-SiC Trench MOSFETs

Judith Berens^{1,2,a}, Gregor Pobegen^{1,b}, and Tibor Grasser^{2,c}

¹KAI Kompetenzzentrum Automobil- und Industrieelektronik GmbH, Europastraße 8, 9524 Villach, Austria

²Institute for Microelectronics, TU Wien, Gußhausstraße 27-29, 1040 Vienna, Austria ^aJudithVeronika.Berens@k-ai.at, ^bGregor.Pobegen@k-ai.at, ^cgrasser@iue.tuwien.ac.at

Keywords: 4H-SiC, NH3 post oxidation annealing, trench MOSFET, trap assisted tunneling, Fowler-Nordheim tunneling, gate oxide reliability

Abstract. The interface between the gate oxide and silicon carbide (SiC) has a strong influence on the performance and reliability of SiC MOSFETs and thus, requires special attention. In order to reduce charge trapping at the interface, post oxidation anneals (POAs) are conventionally applied. However, these anneals do not only influence the device performance, such as mobility and on-resistance, but also the gate oxide reliability. We study the oxide tunneling mechanisms of NH3 annealed 4H-SiC trench MOSFET test structures and compare them to devices which received a NO POA. We show that 3 different mechanisms, namely trap assisted tunneling (TAT), Fowler-Nordheim (FN) tunneling and charge trapping are found for NH3 annealed MOS structures whereas only FN-tunneling is observed in NO annealed devices. The tunneling barrier suggest a trap level with an effective activation energy of $382 \, meV$ to enable TAT.

Introduction

Silicon carbide (SiC) is an attractive wide bandgap material for high power electronics because of its outstanding material properties [1]. However, the channel mobility of state-of-the-art silicon carbide (SiC) MOSFETs stays still below the reported limits of bulk SiC [2, 3]. In order to improve device performance, post oxidation annealing (POA) in various gas ambients is applied, e.g. nitric oxide (NO) or ammonia (NH3). At the moment, NO is the preferred annealing gas in industry because it offers a good balance between MOSFET performance and reliability [4, 5, 6]. Recent studies suggest that NH3 POA further improves the device performance and reduces charge trapping compared to POA in NO [7]. In this work we study the gate oxide reliability of NH3 annealed 4H-SiC trench MOSFET test structures by measuring the temperature and bias dependence of gate oxide tunneling. As we will show, NH3 annealed structures show a trap enhanced tunneling mechanism and Fowler-Nordheim (FN) tunneling whereas only the latter is observed in standard NO treated devices.

Experimental

N-channel trench MOSFET test structures were fabricated on commercial n-doped Si-face 4H-SiC substrates with an industrial process. The conductive channel only forms on one side of the trench along the a-plane ((11 $\overline{2}0$) crystal plane). The gate oxide was deposited by chemical vapor deposition (CVD) and the SiC/SiO2 interface annealed with either NO (time $t_1 > 100 \, min$, temperature $T_1 > 1000^{\circ}$ C) or NH3 (t_1 , $T_2 \approx T_1$). To validate our conclusions, we added data of MOSFETs which received N2 POA (t_1 , t_2). According to [8], N2 POA does not passivate the interface with nitrogen. A cross-section of the studied devices can be found in [9].

In MOS devices with thicker oxides ($> 5\,nm$), as is the case for the studied test structures, FN-tunneling through a triangular barrier of the conduction band is the dominant tunneling mechanism at higher gate voltages [10]. The barrier height between SiC and SiO2 depends on the polytype and additionally on the crystal face [1]. For 4H-SiC Si-face/SiO2 interfaces (trench bottom), Kimoto and Cooper [1] report typical barrier heights of $2.7-2.8\,eV$, which equals the expected




Fig. 1: Gate oxide tunneling characteristics for NO and NH3 annealed MOSFET. The tunneling current of the NH3 samples consists of three different regions whereas the NO samples only show FN tunneling.

SiC/SiO2 conduction band offset. According to [11], trapping may reduce this barrier. We measured standard $I_{\rm G}(V_{\rm G})$ -curves with $0\,MV/cm \le E_{\rm ox} \le 8.5\,MV/cm$ at various temperatures in the range $100\,K \le T \le 473\,K$. Since the gate current notably changes with every sweep, a new device was used at every temperature. The measured data are compared to theoretical FN curves calculated with the textbook formula [10]

$$J = \frac{q^2 E_{\text{ox}}^2}{16\pi^2 \bar{h} \Phi_{\text{ox}}} \exp\left(\frac{-4\sqrt{2m^*} (q\Phi_{\text{ox}})^{3/2}}{3\bar{h} E_{\text{ox}}}\right)$$
(1)

where q is the elementary charge, $E_{\rm ox}$ the oxide electric field, $\Phi_{\rm ox}$ the barrier height (expected to be $2.7\text{-}2.8\,eV$ for SiC/SiO2[1]), m^* the effective electron mass (0.39 times the electron mass [12]) and \overline{h} the reduced Planck constant. The barrier height of the tested devices was extracted from the measurements in the appropriate voltage range using the formula above and compared to the expected barrier from literature. Additionally, the maximum sweep voltage was varied to study gate current hysteresis related to trapping.

The temperature dependence of TAT was evaluated for an oxide electric field of $5\,MV/cm$ using an Arrhenius plot. From the slope of the resulting curve, the effective activation energy of a trap candidate is extracted.

Results and Discussion

Fig. 1 shows the gate current characteristics for the studied test structures. The NO sample shows gate oxide tunneling starting form $E_{\rm ox} \gtrsim 5\,MV/cm$. This is in good agreement with literature values from [1] where tunneling is reported to start from $5.5\text{-}6\,MV/cm$ for 4H-SiC (0001) and from $4.0\text{-}4.5\,MV/cm$ on for 4H-SiC (0001). The observed tunneling curve is in good agreement with the calculated FN characteristics (not shown). With approximately $2.7\,eV$, the extracted barrier height for NO is in good agreement with literature values of 2.7-2.8eV [1, 11]. Therefore, we conclude that FN tunneling is the dominant gate oxide tunneling mechanism in NO annealed trench MOSFETs. In contrast, the tunneling behavior of NH3 annealed devices can be divided into three different regions (Fig. 1). In the range $2.5\text{-}3\,MV/cm$ to approximately $5.5\,MV/cm$ (Fig. 1/region I) an increased gate

current is observed compared to NO reference samples. In region II $(5.5-7\,MV/cm)$ the tunneling current is comparable to FN tunneling in the NO samples. Region III (7-8MV/cm) shows a reduction of the slope of the gate current.

In order to determine the dominant tunneling mechanisms in region I and II, the temperature dependence was studied. As can be seen in Fig. 2, region I shows a strong temperature dependence for $T>200\,K$ whereas it is significantly smaller in region II. Band-to-band tunneling is only weakly dependent on temperature whereas trap assisted tunneling [13] and the Poole Frenkel effect (PFE) [14] generally show a strong temperature dependence. In both cases, traps are involved in the tunneling effect. In order to distinguish between the two tunneling or leakage mechanisms, the Poole-Frenkel plot (PF plot) was studied (not shown). According to [14], the PFE should result in a straight line in PF plot. For the NH3 annealed sample this is not the case. Additionally, [15] reports that the PFE only plays a minor role in oxides with a wide band gap. Therefore, we assign region I to TAT rather than to the PFE and region II to FN tunneling. Additionally, region II can be well fitted with a calculated FN curve with a barrier height of approximately $2.8\,eV$. This is in excellent agreement with literature values cited above.

In order to determine the tunneling barrier for TAT, an Arrhenius plot was used, see Fig. 3. From the slope, an activation energy of $382\pm17\,meV$ was extracted. One possible trap candidate to cause this tunneling behavior might be the intrinsic electron trap in SiO2 described in [16]. This trap level is located approximately $3.2\,eV$ below the SiO2 conduction band minimum [16], which is $0.4\,eV$ below the 4H-SiC conduction band minimum. On the other hand, it is well known that NH3 POA leads to an increased amount of nitrogen (N) (cf. [8] for XPS results) and hydrogen (H) in the oxide compared to an anneal in NO only, which also need to be considered to enable TAT. Therefore, if either N or H were responsible for the observation, any kind of NH3 containing POA must show TAT. However, the tunneling behavior of MOSFETs which received a combined POA in NO followed by a subsequent NH3 POA (NO+NH3) (not shown) only show FN tunneling without any TAT-like behavior at room temperature [17], even though these samples also show nitrogen incorporated throughout the oxide [8]. Thus, N and H in the oxide are unlikely causes of TAT in the NH3 annealed devices. By comparing differently annealed MOSFETs, it is rather assumed that NO POA in any form (NO only or NO+NH3) might be able to at least partially anneal the responsible trap level so that TAT is not observed in these devices. To test if the intrinsic electron trap is indeed a suitable candidate to explain the tunneling




Fig. 2: Gate current density vs. oxide electric field measured at different temperatures (up-sweep). Between $2\,MV/cm$ and $6\,MV/cm$ a strong temperature dependence of the tunneling current is observed.




Fig. 3: Arrhenius plot of the TAT-current density at $5\,MV/cm$. The slope of the straight line gives an effective activation energy of $382\pm17\,meV$.

behavior, MOSFETs with an inert anneal in nitrogen (N2) were studied. N2 POA only densifies the oxide compared to a not annealed oxide and does not lead to any nitridation of the interface [8]. Therefore, the intrinsic electron trap should not have been passivated. However, it is not known to what amount a different oxide density might affect the trap energy. The tunneling behavior of these samples is shown in Fig. 4. A comparison with the ideal FN curve shows that the observed tunneling behavior cannot be explained with this tunneling mechanism. Even if considering an influence of fixed oxide charges by parallel shifting of the ideal FN curve along the x-axis, fitting of the measurement data is not possible. In contrast to NO and similar to NH3 annealed devices (cf. Fig. 5, 4.29 MVcurve), a hysteresis in the gate current is observed, indicating the involvement of charge trapping in the tunneling behavior. However, a less pronounced temperature dependence is observed than for the NH3 annealed samples. On one hand this could be interpreted as that no TAT is found, i.e. the intrinsic electron trap not being the cause for TAT. On the other hand, since N2 annealed samples suffer from fixed oxide charges and significantly more trapping than any of the other annealed test structures, it is possible that TAT might be covered by other trapping effects. This would still leave the intrinsic electron trap as a possible trap candidate. Therefore, the above model can neither be proved nor disproved without detailed simulation of the observed tunneling currents.

This theory is supported by tunneling measurements using MOSFETs with an inert anneal in nitrogen (N2). These samples show a similar tunneling behavior at different temperatures as is observed for the NH3 annealed structures (Fig. 4). However, the PF plot is not clear. It would be theoretically possible to fit the measured data to PFE with a certain error, however, the plausibility cannot be checked because the optical dielectric constants for this process is unknown. In region III, a ledge is observed in the tunneling current of NH3 annealed devices. Furthermore, an additional gate current hysteresis is seen in the initial V_G -sweep as soon as the maximum gate voltage enters this region. Fig. 5 shows the tunneling current for different $E_{\rm ox,max}$. In the TAT region, hysteresis is observed because part of the tunneling charges are trapped at the trap level. In region II, the FN-region, no hysteresis is observed. As soon as region III is entered, an additional hysteresis component adds up, which means that charge carriers are trapped in the oxide. Therefore, the third region is attributed to charge trapping in the oxide. Since both, NH3 and NO+NH3 POA lead to this behavior and both processes lead to an increased amount of nitrogen throughout the whole SiO2 and not only at the interface as is the case for NO [8], we assume that trapping might take place at nitrogen sites. However, the impact of hydrogen from NH3 cannot be totally excluded in region III because the amount of hydrogen is difficult to determine.




Fig. 4: Gate leakage current density vs. oxide electric field of an N2 annealed MOSFET measured at different temperatures. The observed behavior cannot be explained with FN tunneling, even not when considering fixed oxide charges (shifted FN curve). Furthermore, it shows only a relatively weak temperature dependence. Therefore, it is not clear if TAT takes place.




Fig. 5: Gate current hysteresis for several gate voltage sweeps with various end points. In the TAT-region, hysteresis is observed due to charges staying in the traps enabling tunneling. In the FN-region, no hysteresis is observed. As soon as region III is entered ($> 7 \, MV/cm$), an additional hysteresis component adds up, indicating charge trapping in the oxide.

Summary

We found different gate oxide tunneling mechanisms for NH3 annealed MOSFETs compared to those with NO POA. The latter only show Fowler-Nordheim tunneling starting from approximately $5\,MV/cm$ whereas NH3 annealed MOSFETs show three different tunneling regions. The tunneling current in region I $(2.5-5.5\,MV/cm)$ is most likely caused by trap assisted tunneling. Region II $(5.5-7\,MV/cm)$ is assigned to FN tunneling and region III $(E_{\rm ox}>7\,MV/cm)$ to charge trapping. For both processes, a FN tunneling barrier of $2.7-2.8\,eV$ was determined which is in good agreement with literature. For TAT, a barrier of $382\pm17\,meV$ was extracted. By comparing the tunneling behavior of differently annealed MOSFETs to each other, it appears that NO POA might lead to a reduction of the trap density of this trap level or a change of activation energy whereas the NH3 anneal does not so that these samples show more TAT. Furthermore, we showed that NH3 containing POA leads to

trapping in the oxide for high electric fields. In contrast to region I, where N and H could be excluded as possible cause, trapping in region III might be related to the additional incorporation of nitrogen or hydrogen throughout the oxide in comparison to NO POA.

Acknowledgment

This work was funded by the Austrian Research Promotion Agency (FFG, Project No. 874907).

References

- [1] T. Kimoto and J. A. Cooper. Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices, and Applications. 1st ed. Singapore: IEEE Press and John Wiley & Sons, Inc., 2014. ISBN: 978-1-118-31352-7. DOI: 10.1002/9781118313534.
- [2] E. Pippel, J. Woltersdorf, H. Ö. Ólafsson, and E. Ö. Sveinbjörnsson. "Interfaces between 4H-SiC and SiO2: Microstructure, nanochemistry, and near-interface traps". In: Journal of Applied Physics 97.3 (2005), p. 034302. ISSN: 0021-8979. DOI: 10.1063/1.1836004.
- [3] V. V. Afanas'ev, A. Stesmans, F. Ciobanu, G. Pensl, K. Y. Cheong, and S. Dimitrijev. "Mechanisms responsible for improvement of 4H–SiC/SiO2 interface properties by nitridation". In: Applied Physics Letters 82.4 (2003), pp. 568–570. ISSN: 0003-6951. DOI: 10.1063/1.1532103.
- [4] S. Dhar, S. Wang, J. R. Williams, S. T. Pantelides, and L. C. Feldman. "Interface Passivation for Silicon Dioxide Layers on Silicon Carbide". In: MRS Bulletin 30.04 (2005), pp. 288–292. ISSN: 0883-7694. DOI: 10.1557/mrs2005.75.
- [5] G. Y. Chung, C. C. Tin, J. R. Williams, K. McDonald, R. K. Chanana, R. A. Weller, S. T. Pantelides, L. C. Feldman, O. W. Holland, M. K. Das, and J. W. Palmour. "Improved inversion channel mobility for 4H-SiC MOSFETs following high temperature anneals in nitric oxide". In: IEEE Electron Device Letters 22.4 (2001), pp. 176–178. ISSN: 0741-3106. DOI: 10.1109/55.915604.
- [6] H. Yoshioka, T. Nakamura, and T. Kimoto. "Generation of very fast states by nitridation of the SiO2/SiC interface". In: Journal of Applied Physics 112.2 (2012), p. 024520. ISSN: 0021-8979. DOI: 10.1063/1.4740068.
- [7] N. Soejima, T. Kimura, T. Ishikawa, and T. Sugiyama. "Effect of NH3 Post-Oxidation Annealing on Flatness of SiO2/SiC Interface". In: Materials Science Forum 740-742 (2013), pp. 723–726. DOI: 10.4028/www.scientific.net/MSF.740-742.723.
- [8] A. Regoutz, G. Pobegen, and T. Aichinger. "Interface chemistry and electrical characteristics of 4H-SiC/SiO2 after nitridation in varying atmospheres". In: Journal of Materials Chemistry C 43 (2018), p. 1732. ISSN: 2050-7526. DOI: 10.1039/C8TC02935K.
- [9] J. Berens, F. Rasinger, T. Aichinger, M. Heuken, M. Krieger, and G. Pobegen. "Detection and Cryogenic Characterization of Defects at the SiO2/4H-SiC Interface in Trench MOS-FET". In: IEEE Transactions on Electron Devices (2019), pp. 1–5. ISSN: 00189383. DOI: 10.1109/TED.2019.2891820.
- [10] S. M. Sze and Kwok K. Ng. Physics of Semiconductor Devices. 3rd ed. Hoboken, New Jersey: John Wiley & Sons, Inc., 2007. ISBN: 0-471-14323-5.
- [11] P. Fiorenza, A. Frazzetto, A. Guarnera, M. Saggio, and F. Roccaforte. "Fowler-Nordheim tunneling at SiO2/4H-SiC interfaces in metal-oxide-semiconductor field effect transistors". In: Applied Physics Letters 105.14 (2014), p. 142108. ISSN: 0003-6951. DOI: 10.1063/1.4898009.

- [12] T. Ayalew. "SiC Semiconductor Devices Technology, Modeling, and Simulation; 3.2.2 Effective Masses and Intrinsic Carrier Density". PhD thesis. Institute for Microelectronics, TU Wien, date accessed: 19.08.2019. URL: http://www.iue.tuwien.ac.at/phd/ayalew/node62.html.
- [13] G. A. M. Hurkx, D. B. M. Klaassen, and M. P. G. Knuvers. "A new recombination model for device simulation including tunneling". In: IEEE Transactions on Electron Devices 39.2 (1992), pp. 331–338. ISSN: 0018-9383. DOI: 10.1109/16.121690.
- [14] H. Schroeder. "Poole-Frenkel-effect as dominating current mechanism in thin oxide films—An illusion?!" In: Journal of Applied Physics 117.21 (2015), p. 215103. DOI: 10.1063/1.4921949.
- [15] L. Larcher, A. Padovani, F. M. Puglisi, and P. Pavan. "Extracting Atomic Defect Properties From Leakage Current Temperature Dependence". In: IEEE Transactions on Electron Devices 65.12 (2018), pp. 5475–5480. ISSN: 0018-9383. DOI: 10.1109/TED.2018.2874513.
- [16] A.-M. El-Sayed, M. B. Watkins, A. L. Shluger, and V. V. Afanas'ev. "Identification of intrinsic electron trapping sites in bulk amorphous silica from ab initio calculations". In: Microelectronic Engineering 109 (2013), pp. 68–71. ISSN: 0167-9317. DOI: https://doi.org/10.1016/j.mee.2013.03.027.
- [17] J. Berens, G. Pobegen, G. Rescher, T. Aichinger and T. Grasser, "NH3 and NO+NH3 Annealing of 4H-SiC Trench MOSFETs: Device Performance and Reliability," in IEEE Transactions on Electron Devices, vol. 66, no. 11, pp. 4692-4697, Nov. 2019. doi: 10.1109/TED.2019.2941723.