References

1

E. Arnold, ``Silicon-on-Insulator Devices for High Voltage and Power IC Applications,'' J.Electrochem.Soc., vol. 141, no. 7, pp. 1983-1988, 1994.

2

B. Murari, ``Smart Power Technology and the Evolution from Protective Umbrella to Complete System,'' Proc. Intl. Electron Devices Meeting, pp. 9-15, 1995.

3

B. J. Baliga, ``An Overview of Smart Power Technology,'' IEEE Trans. Electron Devices, vol. ED-38, no. 7, pp. 1568-1574, 1991.

4

N. Aiello, A. L. Barbera, and S. Sueri, ``Smart Power Transistors for Electronic Ballasts,'' Proc. Applied Power Electronics Conference and Exposition, vol. 1, pp. 23-27, 1997.

5

B. Murari, C. Contiero, R. Gatiboldi, S. Sueri, and A. Russo, ``Smart Power Technologies Evolution,'' Proc. Industry Applications Conference, vol. 1, pp. 10-19, 2000.

6

B. Murari, F. Bertotti, and G. A. Vignola, Smart Power ICs.
Berlin, Heidelberg, New York: Springer, 1996.

7

R. K. Williams, K. Amberiadis, and D. Angst, ``Smart-Power Devices Seek Wiser CAE Tools,'' Circuits $\&$ Devices, pp. 20-26, 1991.

8

S. Finco and F. H. Behrens, ``Smart Power IC for DC-DC Low Power Regulation,'' Proc. Industry Applications Conference, vol. 1, pp. 1204-1211, 1992.

9

S. Merchant, E. Arnold, H. Baumgart, S. Mukherjee, H. Pein, and R. Pinker, ``Realization of High Breakdown Voltage ($>$ 700V) in Thin SOI Devices,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 31-34, 1991.

10

A. Nakagawa, ``Recent Advances in High Voltage SOI Technology for Motor Control and Automotive Application,'' Proc. Bipolar/BiCMOS Circuits and Technology Meeting, pp. 69-72, 1996.

11

T. Abe, M. Katayama, and S. E. Handotai, ``Bonded SOI Technologies for High Voltage Applications,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 41-49, 1996.

12

Y. Ifström, U. Apel, H. G. Graf, C. Harendt, and B. Höfflinger, ``A Smart Power Process in 'Direct-Bonded' Silicon on Insulator with 150V VDMOS, CMOS and Bipolar Transistors,'' Microelectronic Engineering, vol. 19, pp. 153-156, 1992.

13

M. Stoisiek, K. G. Oppermann, U. Schwalke, and D. Takacs, ``A Dielectric Isolated High-Voltage IC-Technology for Off-Line Applications,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 325-329, 1995.

14

R. P. Zingg and R. Bonne, ``Modular Silicon-on-Insulator Process for Power Devices and Power Integrated Circuits,'' Proc. IEEE$/$SEMI Advanced Semiconductor Manufacturing Conference, pp. 65-66, 2001.

15

R. P. Zingg, ``New Benchmark for RESURF, SOI, and Super-Junction Power Devices,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 343-346, 2001.

16

P. Rossel, N. Cezac, G. Charitat, J. M. Dorkel, F. Morancho, I. Pages, H. Tranduc, and M. Zitouni, ``Advanced Concepts in Smart Power Integrated Circuits,'' Proc. Intl. Conf. on Microelectronics, vol. 1, no. 7, pp. 117-124, 2000.

17

A. Galluzzo, M. Melito, S. Musumeci, and M. Saggio, ``A New High-Voltage Power MOSFET for Power Conversion Applications,'' Proc. Industry Applications Conference, vol. 5, pp. 2966-2973, 2000.

18

S. Selberherr, Analysis and Simulation of Semiconductor Devices.
Wien, New York: Springer, 1984.

19

T. Simlinger, C. Fischer, R. Deutschmann, and S. Selberherr, ``MINIMOS NT - A Hydrodynamic Simulator for High Electron Mobility Transistors,'' in GaAs Simulation Workshop, 1994.

20

J. L. Egley, B. Polsky, B. Min, E. Lyumkis, O. Penzin, and M. Foisy, ``SOI Related Simulation Challenges with Moment Based BTE solvers,'' Proc. Simulation of Semiconductor Processes and Devices, pp. 241-244, 2000.

21

E. Gnani, V. Giudicissi, R. Vissarion, C. Contiero, and M. Rudan, ``Automatic 2-D and 3-D Simulation of Parasitic Structures in Smart-Power Integrated Circuits,'' IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 7, pp. 791-798, 2002.

22

I$\mu$E, MINIMOS-NT 2.0 User's Guide.
Institut für Mikroelektronik, Technische Universität Wien, 2002.

23

T. Grasser, Mixed-Mode Device Simulation.
Dissertation, Technische Universität Wien, 1999.
http://www.iue.tuwien.ac.at/phd/grasser.

24

S. Wagner, ``The Minimos-NT Linear Equation Solving Module,'' Diplomarbeit, Technische Universität Wien, 2001.

25

R. Klima, Three-Dimensional Device Simulation with Minimos-NT.
Dissertation, Technische Universität Wien, 2002.
http://www.iue.tuwien.ac.at/phd/klima.

26

U. N. K. Udugampola, R. A. McMahon, F. Udrea, K. Sheng, G. A. J. Amaratunga, E. M. S. Narayanan, S. Hardikar, and M. M. D. Souza, ``Dual Gate Lateral Inversion Layer Emitter Transistor for Power and High Voltage Integrated Circuits,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 216-219, 2003.

27

F. Udrea, U. N. K. Udugampola, K. Sheng, R. A. McMahon, G. A. J. Amaratunga, E. M. S. Narayanan, M. M. D. Souza, and S. Hardikar, ``Experimental Demonstration of an Ultra-Fast Double Gate Inversion Layer Emitter Transistor (DG-ILET),'' IEEE Electron Device Letters, vol. 47, no. 12, pp. 725-727, 2002.

28

T. Uesugi, M. Kodama, S. Kawaji, K. Nakashima, Y. Murase, E. Hayashi, Y. Mitsushima, and H. Tadano, ``New 3-D Lateral Power MOSFETs with Ultra Low On-Resistance,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 57-60, 1998.

29

M. Zitouni, F. Morancho, P. Rossel, H. Tranduc, , J. Buxo, and I. Pages, ``A New Concept for the Lateral DMOS Transistor for Smart Power IC's,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 73-76, 1999.

30

G. Deboy, M. März, J. P. S. H. Weber, J. Tihanyi, and H. Weber, ``A New Generation of High Voltage MOSFETs Breaks the Limit Line of Silicon,'' Proc. Intl. Electron Devices Meeting, pp. 683-685, 1998.

31

L. Lorenz, G. Deboy, A. Knapp, and M. März, ``COOLMOS $^\mathrm{TM}$- A New Milestone in High Voltage Power MOS,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 3-10, 1999.

32

M. Saggio, D. Fagone, and S. Musumeci, ``MDmesh $^\mathrm{TM}$: Innovative Technology for High Voltage Power MOSFETs,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 65-68, 2000.

33

T. Fujihira, ``Theory of Semiconductor Superjunction Devices,'' Jpn. J. Appl. Phys., vol. 36, no. 10, pp. 6254-6262, 1997.

34

N. Fujishima, A. Sugi, T. Suzuki, S. Kajiwara, K. Matsubara, Y. Nagayasu, and C. Salama, ``A High Density, Low On-Resistance, Trench Lateral Power MOSFET with a Trench Bottom Source Contact,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 143-146, 2001.

35

Z. Qin and E. M. S. Narayanan, ``A Novel Multi-Channel Approach to Improve LIGBT Performance,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 313-316, 1997.

36

Y. Kawaguchi, T. Sano, and A. Nakagawa, ``20V and 8V Lateral Trench Gate Power MOSFETs with Record-Low On-resistance,'' Proc. Intl. Electron Devices Meeting, pp. 197-200, 1999.

37

Y. Zhu, Y. C. Liang, S. Xu, P. D. Foo, and J. K. O. Sin, ``Folded Gate LDMOS Transistor With Low On-Resistance and High Transconductance,'' IEEE Trans. Electron Devices, vol. ED-48, no. 12, pp. 2917-2928, 2001.

38

S. Merchant, T. Efland, S. Haynie, W. Headen, K. Kajiyama, S. Paiva, R. Shaw, I. Tachikake, T. Tani, and C. Y. Tsai, ``Robust 80V LDMOS and 100V DECMOS in a Streamlined SOI Technology for Analog Power Applications,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 185-188, 2002.

39

J. A. V. der Pol, A. W. Ludikhuize, H. G. A. Huizing, B. van Velzen, R. J. E. Hueting, J. F. Mom, G. van Lijnschoten, G. J. J. Hessels, E. F. Hooghoudt, R. van Huizen, R. J. Swanenberg, J. H. H. A. Egbers, F. van den Elshout, J. J. Koning, H. Schligtenhorst, and J. Soeteman, ``A-BCD: An Economic 100V RESURF Silicon-On-Insulator BCD Technology for Consumer and Automotive Applications,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 327-330, 2000.

40

T. Letavic, J. Petruzzello, M. Simpson, J. Curcio, S. Mukherjee, J. Davidson, S. Peake, C. Rogers, P. Rutter, M. Warwick, and R. Grover, ``Lateral Smart-Discrete Process and Devices Based on Thin-Layer Silicon-on-Insulstor,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 407-410, 2001.

41

P. Hower, C. Y. Tsai, S. Merchant, T. Efland, S. Pendharkar, and J. Brodsky, ``Avalanche-Induced Thermal Instability in Ldmos Transistors,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 153-156, 2001.

42

F. Udrea, A. Popescu, and W. Milne, ``Breakdown Analysis in JI, SOI, and Partial SOI Power Structures,'' J.Electrochem.Soc., vol. 141, no. 7, pp. 102-103, 1997.

43

D. M. Garner, G. Ensell, J. Bonar, A. Blackburn, F. Udrea, H. T. Lim, A. Popescu, P. L. E. Hemment, and W. L. Milne, ``The Fabrication of a Partial SOI Substrate,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 73-78, 1999.

44

B. J. Baliga, ``Trends in Power Semiconductor Devices,'' IEEE Trans. Electron Devices, vol. ED-43, no. 10, pp. 1717-1731, 1996.

45

M. S. Adler, K. W. Owyang, B. J. Baliga, and R. A. Kokosa, ``The Evolution of Power Device Technology,'' IEEE Trans. Electron Devices, vol. ED-31, no. 11, pp. 1570-1591, 1984.

46

T. Efland, J. Devore, A. Hastings, S. Pendharkar, and R. Teggatz, ``Bipolar Issues in Advanced Power BiCMOS Technology,'' Proc. Bipolar/BiCMOS Circuits and Technology Meeting, pp. 20-27, 2000.

47

P. Hower, ``Power Semiconductor Devices: an Overview,'' Proc. IEEE, vol. 76, pp. 335-342, 1998.

48

V. Rumennik, ``Power Devices are in the Chip,'' IEEE Spectrum, vol. 22, pp. 42-48, 1985.

49

B. Murari, ``Power Integrated Circuit: Problems, Tradeoffs, and Solutions,'' IEEE J. Solid-State Circuits, vol. SC-13, no. 3, pp. 307-319, 1978.

50

T. Efland, C. Y. Tsai, and S. Pendharkar, ``Lateral Thinking about Power Devices (LDMOS),'' Proc. Intl. Electron Devices Meeting, pp. 679-682, 1998.

51

P. G. Y. Tsui, P. V. Gilbert, and S. W. Sun, ``Intergration of Power LDMOS into a Low-Voltage 0.5 $\mu$m BiCOMS Technology,'' Proc. Intl. Electron Devices Meeting, pp. 27-30, 1992.

52

A. Nezar, A. W. Ludikhuize, R. Brock, and N. Nowlin, ``A Submicron Bi-CMOS-DMOS Process for 20-30 and 50V Applications,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 26-29, 1997.

53

A. Marty-Blavier, D. Farenc, and T. Sicard, ``A Cost Effective Smart Power Technology for 45V Applicarions,'' Proc. European Solid-State Device Research Conf., pp. 741-743, 1995.

54

A. Preussger, E. Glenz, K. Heift, W. Schwetlick, K. Wiesinger, and W. M. Werner, ``SPT - A New Smart Power Technology with a Fully Self Aligned DMOS Cell,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 195-197, 1991.

55

A. Elmoznine, J. Buxo, M. Bafleur, and P. Rossel, ``The Smart Power High-Side Switch: Description of a Specific Technology, Its Basic Devices, and Monitoring Circuitries,'' IEEE Trans. Electron Devices, vol. ED-37, no. 4, pp. 1154-1161, 1990.

56

M. Zorzi and N. Speciale, ``Modeling Parasitic Bipolar Devices in Advanced Smart-Power Technologies,'' IEEE Trans. Electron Devices, vol. ED-30, no. 7, pp. 127-130, 1997.

57

T. Letavic, M. Simpson, E. Arnold, E. Peters, R. Aquino, J. Curcio, S. Herko, and S. Mukherjee, ``600V Power Conversion System-on-a-Chip Based on Thin Layer Silicon-on-Insulstor,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 325-328, 1999.

58

M. S. Shekar, R. K. Williams, M. Darwish, and R. Lee, ``A Robust Lateral Power MOSFET Buffered H-Bridge Motor Driver Power IC,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 197-199, 1997.

59

B. J. Baliga, Power Semiconductor Devices.
PWS Publishing Company, 1996.

60

Benda, Power Semiconductor Devices: Theory & Applications.
UK: Wiley UK, 1999.

61

Grant, Power MOSFETs: Theory and Applications.
Wiley-Interscience, 1989.

62

B. E. Taylor, Power MOSFET Design.
Chichester, New York, Brisbane, Toronto, Singapore: John Wiley & Sons, 1993.

63

A. Sugai, ``Trends in Power Device Technology,'' PASSWORD, vol. 02-14-e, pp. 1-7, 2002.

64

T. Ayalew, SiC Semiconductor Devices Technology, Modeling, and Simulation.
Dissertation, Technische Universität Wien, 2003.
http://www.iue.tuwien.ac.at/phd/ayalew.

65

T. Efland, ``Lateral DMOSFET Structure Development for Advanced Power Technologies,'' Texas Instrument Technical Journal, vol. 11, no. 2, pp. 10-24, 1994.

66

F. Vogt, H. Vogt, M. Radecker, and H. Fiedler, ``Smart Power with 1200V DMOS,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 317-320, 1997.

67

H. Sumida, A. Hirabayashi, H. Shimabukuro, Y. Takazawa, and Y. Shigeta, ``A High Performance Plasma Display Panel Driver IC Using SOI,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 137-140, 1998.

68

H. Hayama, K. Hirata, and H. Sakuma, ``A 200-V Flat-Panel Display IC with a Novel Diffused-Well Structure,'' IEEE Trans. Electron Devices, vol. ED-35, no. 7, pp. 1264-1268, 1988.

69

T. M. Roch, D. W. Lee, J. D. Kim, J. G. Koo, and K. I. Cho, ``Improvement of Breakdown Characteristics of LDMOSFETs with Uneven Racetrack Sources for PDP Driver Applications,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 165-168, 2001.

70

J. Smith, A. Tessmer, L. Springer, P. Madhani, J. Erdeljac, J. Mitros, T. Efland, T. Chin-Yu, S. Pendharkar, and L. Hutter, ``A 0.7$\mu$m Linear BiCMOS/DMOS Technology for Mixed-Signal/Power Applications,'' Proc. Bipolar/BiCMOS Circuits and Technology Meeting, pp. 155-157, 1997.

71

B. Murari, ``Reliability of Smart Power Devices,'' Microelectron.Reliab., vol. 37, no. 10, pp. 1735-1742, 1997.

72

J. C. Hughes and G. W. Neudeck, ``The Total Process Cost of Selsctive Epitaxial Growth (SEG) Dielectic Isolation Process as Compared to LOCOS,'' Proc. IEEE$/$CPMT Intl. Electronics Manufacturing Technology Symposium, pp. 88-92, 1997.

73

T. Kubota, K. Watanabe, K. Karouji, M. Ueno, Y. Anai, Y. Kawaguchi, and A. Nakagawa, ``Cost-Effective Approach in LDMOS with Partial 0.35$\mu$m Design into Conventional 0.6$\mu$m Process,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 245-248, 2003.

74

Y. Onishi, S. Iwamoto, T. Nagaoka, K. Ueno, and T. Fujihira, ``24m$\Omega$ $cm^2$ 680V Silicon Superjunction MOSFET,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 241-244, 2002.

75

Y. Kawaguchi, K. Naiamura, A. Yahata, and A. Nakagawa, ``Predicted Electrical Characteristics of 4500V Super Multi-Resurf MOSFETs,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 95-98, 1999.

76

Y. Hattori, T. Suzuki, M. Kodama, E. Hayashii, and T. Uesugi, ``Shallow Angle Implantation for Extended Trench Gate Power MOSFETs with Super Junction Structure,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 427-430, 2001.

77

S. Huang, G. A. J. Amaratunga, and F. Udrea, ``Analysis of SEB and SEGR in Super-Junction MOSFETs,'' IEEE Trans. Electron Devices, vol. ED-47, no. 6, pp. 2640-2647, 2000.

78

M. A. Amberetu and C. A. T. Salama, ``150-V Class Superjunction Power LDMOS Transistor Switch on SOI,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 101-104, 2002.

79

S. G. Nassif-Khalil and C. A. T. Salama, ``Super Junction LDMOST in Silicon-On-Sapphire Technology (SJ-LDMOST),'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 81-84, 2002.

80

R. Zhu, V. Parthasarathy, V. Khemka, A. Bose, and T. Roggenbauer, ``Implementation of High-Side, High-Voltage RESURF LDMOS in a Sub-Half Micron Smart Power Technology,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 403-406, 2001.

81

D. Moncoqut, D. Farenc, P. R. G. Chariyat, H. T. J. Victory, and I. Pages, ``LDMOS Transistor for SMART POWER Circuits: Modeling and Design,'' Proc. Bipolar/BiCMOS Circuits and Technology Meeting, pp. 216-219, 1996.

82

S. Merchant, R. Baird, S. Chang, P. Hui, V. Macary, and M. G. Neaves, ``High-Performance 13-65V Rated LDMOS Transistors in an Advanced Smart Power Technology,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 225-228, 1999.

83

C. Contiero, P. Galbiayi, M. Palmieri, and L. Vecchi, ``Bipolar-CMOS-DMOS Technology Combining VLSI Non-Volatile Memories,'' Proc. Intl. Electron Devices Meeting, pp. 465-468, 1996.

84

V. Parthasarathy, V. Khemka, R. Zhu, J. Whitfield, A. Bose, and R. Ida, ``A Double RESURF LDMOS with Drain Profile Engineering for Improved ESD Robustness,'' IEEE Electron Device Letters, vol. ED-23, no. 4, pp. 212-214, 2002.

85

C. Contiero, P. Galbiayi, M. Palmieri, and L. Vecchi, ``LDMOS Implementation by Large Tilt Implant in 0.6 $\mu$m BCD5 Process, Flash Memory Compatible,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 75-78, 1996.

86

P. Hower, J. Lin, S. Merchant, and S. Paiva, ``Using Adaptive Resurf to Improve the SOA of Ldmos Transistors,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 345-348, 2000.

87

P. Hower, J. Lim, and S. Merchant, ``Snapback and Safe Operating Area of Ldmos Transistors,'' Proc. Intl. Electron Devices Meeting, pp. 193-196, 1999.

88

B. H. Krabbenborg and J. A. van der Pol, ``Robustness of LDMOS Power Transistors in SOI-BCD Processes and Derivation of Design Rules Using Thermal Simulation,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 157-160, 2001.

89

H. Pein, E. Arnold, H. Baumgart, R. Egloff, T. Letavic, S. Merchant, and S. Mukherjee, ``SOI High Voltage LDMOS and LIGBT Transistors With a Buried Diode and Surface P-Layer,'' Proc. Intl. SOI Conf., pp. 146-147, 1992.

90

S. Xu, K. P. Gan, S. Samudra, Y. C. Liang, and J. K. O. Sin, ``120V Interdigitated - Drain LDMOS (INLDMOS) on SOI Substrate Breaking Power LDMOS Limit,'' IEEE Trans. Electron Devices, vol. ED-47, no. 10, pp. 1980-1985, 2000.

91

T. Sakai, S. Matsumoto, I. J. Kim, T. Fukumitsu, and T. Yachi, ``Potential of SOI Power MOSFETs as a Switching Device for Megahertz DC/DC Converters,'' Proc. Power Electronics Specialists Conference, vol. 1, pp. 450-456, 1994.

92

G. Shshidi, A. Ajmera, F. Assadersghi, R. Bolam, A. Bryant, M. Coffey, H. Hovel, J. Lasky, E. Leobandung, H. S. Lo, M. Maloney, D. Moy, W. Rausch, , D. Schepis, M. Sherony, J. W. Sleight, L. F. Wagner, K. Wu, B. Davari, and T. C. Chen, ``Mainstreaming of the SOI Technology,'' Proc. Intl. SOI Conf., pp. 1-4, 1999.

93

J. Roig, M. Vellvehi, D. Flores, J. Rebollo, J. Millan, S. Krishnan, M. M. D. Souza, and E. M. S. Narayanan, ``Analysis of the Breakdown Voltage in SOI and SOS Technologies,'' Solid-State Electron., vol. 46, pp. 255-261, 2002.

94

S. Merchant, E. Arnold, H. Baumgart, R. Egloff, T. Letavic, S. Mukherjee, and H. Pein, ``Dependance of Breakdown Voltage on Drift Length and Buried Oxide Thickness in SOI RESURF LDMOS Transistors,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 124-128, 1993.

95

I. J. Kim, S. Masumoto, T. Sakai, and T. Yachi, ``Breakdown Voltage Improvement for Thin-Film SOI Power MOSFET's by a Buried Oxide Step Structure,'' IEEE Electron Device Letters, vol. ED-15, no. 5, pp. 148-150, 1994.

96

A. Nakagawa, N. Yasuhara, and Y. Baba, ``Breakdown Voltage Enhancement for Devices dn Thin Silicon Layer$/$Silicon Dioxide Film,'' IEEE Trans. Electron Devices, vol. ED-38, no. 7, pp. 1650-1654, 1991.

97

U. Apel, H. G. Graf, C. Harendt, B. Höfflinger, and T. Ifström, ``A 100-V Lateral DMOS Transistor with a 0.3-Micrometer Channel in a 1-Micrometer Silicon-Film-on-Insulator-on-Silicon,'' IEEE Trans. Electron Devices, vol. ED-38, no. 7, pp. 1655-1659, 1991.

98

T. M. L. Lai, J. K. O. Sin, M. Wong, V. M. C. Poon, and P. K. Ko, ``Implemention of Linear Doping Profiles for High Voltage Thin-Film SOI Devices,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 315-320, 1995.

99

S. Merchant, E. Arnold, and M. Simpson, ``Tunneling in Thin SOI High Voltage Devices,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 130-135, 1995.

100

J. Chen, F. Assaderaghi, H. J. Wann, P. Ko, and C. Hu, ``An Accurate Model of Thin Film SOI MOSFET Breakdown Voltage,'' Proc. Intl. Electron Devices Meeting, pp. 671-674, 1991.

101

T. Letavic, E. Arnold, M. Simpson, R. Aquino, H. Bhimnathwala, R. Egloff, A. Emmerik, S. Wong, and S. Mukherjee, ``High Performance 600V Smart Power Technology Based on Thin Layer Silicon-on-Insulstor,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 49-52, 1997.

102

Q. Lu, P. Ratnam, and C. A. T. Salama, ``High Voltage Silicon-On-Insulator (SOI) MOSETs,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 36-39, 1991.

103

L. Ying-Keung, Y. Suzuki, K. E. Goodson, and S. S. Wong, ``Self-Heating Effect in Lateral DMOS on SOI,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 138-140, 1995.

104

R. Constapel and J. Korec, ``Forward Blocking Characteristics of SOI Power Devices at High Temperatures,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 117-121, 1994.

105

Y. Zhu, Y. C. Liang, S. Xu, P. D. Foo, and J. K. O. Sin, ``Folded Gate LDMOS Transistor With Low On-Resistance and High Transconductance,'' IEEE Trans. Electron Devices, vol. ED-48, no. 12, pp. 2917-2928, 2001.

106

J. A. Appels and H. M. J. Vaes, ``HV Thin Layer Devices (RESURF Devices),'' in Proc. Intl. Electron Devices Meeting, pp. 238-241, 1979.

107

A. W. Ludikhuize, ``A Revew of RESURF Technology,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 11-18, 2000.

108

T. Efland, S. Malhi, W. Bailey, O. K. Kwon, and W. T. Ng, ``An Optimized RESURF LDMOS Power Device Module Compatible with Advanced Logic Processes,'' Proc. Intl. Electron Devices Meeting, pp. 237-240, 1992.

109

A. Parpia and C. A. T. Salama, ``Optimization of RESURF LDMOS Transistors$:$ an Analytical Approach,'' IEEE Trans. Electron Devices, vol. ED-37, no. 3, pp. 789-796, 1990.

110

T. Efland, S. Malhi, W. Bailey, O. K. Kwon, and W. T. Ng, ``An Optimized RESURF LDMOS Power Device Module Compatible with Advanced Logic Processes,'' Proc. Intl. Electron Devices Meeting, pp. 237-240, 1992.

111

H. Kosina, Simulation des Ladungstransportes in Elektronischen Bauelementen mit Hilfe der Monte Carlo Methode.
Dissertation, Technische Universität Wien, 1992.
http://www.iue. tuwien.ac.at/phd/kosina.

112

H. Kosina, Computer-Aided Engineering: Technology and Devices.
Institut für Mikroelektronik, Technische Universität Wien, 2001.

113

D. M. Caughey and R. E. Thomas, ``Carrier Mobilities in Silicon Empirically Related to Doping and Field,'' Proc. IEEE, vol. ED-48, no. 12, pp. 2192-2193, 1967.

114

C. Lombardi, S. Manzini, A. Saporito, and M. Vanzi, ``A Physically Based Mobility Model for Numerical Simulation of Nonplanar Devices,'' IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 7, no. 11, pp. 1164-1171, 1988.

115

G. Masetti, M. Severi, and S. Solmi, ``Modeling of Carrier Mobility Against Carrier Concentration in Arsenic-, Phosphorus- and Boron-doped Silicon,'' IEEE Trans. Electron Devices, vol. ED-30, pp. 764-769, 1983.

116

C. Jacoboni, C. Canali, G. Ottaviani, and A. A. Quaranta, ``A Review of Some Charge Transport Properties of Silicon,'' Solid-State Electron., vol. 20, pp. 77-89, 1977.

117

R. VanOverstraeten and H. DeMan, ``Measurement of the Ionization Rates in Diffused Silicon $p$-$n$ Junctions,'' Solid-State Electron., vol. 13, pp. 583-608, 1970.

118

W. Fulop, ``Calculation of Avalanche Breakdown of Silicon $p$-$n$ Junctions,'' Solid-State Electron., vol. 10, pp. 39-43, 1967.

119

M. S. Shekar, R. K. Williams, M. Cornell, M. Y. Luo, and M. Darwish, ``Hot Electron Degradation and Unclamped Inductive Switching in Submicron 60V Lateral DMOS,'' Proc. Reliability Physics Symposium, pp. 383-390, 1998.

120

Y. Z. Chen and T. W. Tang, ``Computer Simulation of Hot-Carrier Effects in Asymmetric LDD and LDS MOSFET Devices,'' IEEE Trans. Electron Devices, vol. 36, pp. 2492-2498, 1989.

121

R. Versari and A. Pieracci, ``Experimental Study of Hot-Carrier Effects in LDMOS Transistors,'' IEEE Trans. Electron Devices, vol. 46, pp. 1228-1233, 1999.

122

R. Versari, A. Pieracci, S. Manzini, C. Contiero, and B. Ricco, ``Hot-Carrier Reliability in Submicrometer LDMOS Transistors,'' Proc. Intl. Electron Devices Meeting, pp. 371-374, 1997.

123

D. Brisbin, A. Strachan, and P. Chaparala, ``Design Optimization of N-LDMOS Transistor Arrays for Hot Carrier Lifetime Enhancement,'' Proc. Reliability Physics Symposium, pp. 608-609, 1989.

124

R. Zhu, V. Parthasarathy, J. Capilla, W. Bacchi, M. Zunino, and R. Baird, ``Suppression of Substrate Injection by RESURF LDMOS Devices in a Sumart Power Technology for 20-30V Applications,'' Proc. Bipolar/BiCMOS Circuits and Technology Meeting, pp. 184-186, 1998.

125

T. Kobayashi, H. Abe, Y. Niimura, T. Yamada, A. Kurosaki, T. Hosen, and T. Fujihira, ``High-Voltage Power MOSFETs Reached Almost to the Silicon Limit,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 435-438, 2001.

126

P. N. Kondekar, C. D. Parikh, and M. B. Patil, ``Analysis of Breakdown Voltage And On Resistance of Super-Junction Power MOSFET CoolMOS $^\mathrm{TM}$Using Theory of Novel Voltage Sustaining Layer,'' Proc. Power Electronics Specialists Conference, vol. 4, pp. 1769-1775, 2002.

127

E. Napoli and A. G. M. Strollo, ``Design Consideration of 1000V Merged PiN Schottky Diode Using Superjunction Sustaining Layer,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 339-342, 2001.

128

P. M. Shenoy, A. Bhalla, and G. M. Dolny, ``Analysis of the Effect of Charge Imbalance on the Static And Dynamic Characteristics of the Super Junction MOSFET,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 99-102, 1999.

129

B. Zhang, Z. Xu, and A. Q. Huang, ``Analysis of the Forward Biased Safe Operating Area of the Super Junction MOSFET,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 61-64, 2000.

130

X. B. Chen and J. K. O. Sin, ``Optimization of the Specific On-Resistance of the COOL MOS $^\mathrm{TM}$,'' IEEE Trans. Electron Devices, vol. ED-48, no. 2, pp. 344-348, 2001.

131

B. J. Daniel, C. D. Parikh, and M. B. Patil, ``Modeling of the CoolMOS $^\mathrm{TM}$ Transistor - Part I: Device Physics,'' IEEE Trans. Electron Devices, vol. ED-49, no. 5, pp. 916-922, 2002.

132

B. J. Daniel, C. D. Parikh, and M. B. Patil, ``Modeling of the CoolMOS $^\mathrm{TM}$ Transistor Part II: DC Model And Parameter Extraction,'' IEEE Trans. Electron Devices, vol. ED-49, no. 5, pp. 923-929, 2002.

133

M. Tadaharu and T. Hideki, ``New Power-Element Technology,'' Mitsubishi Electric ADVANCE, pp. 24-27, 2004.

134

G. Deboy, H. Hulsken, H. Mitlehner, and R. Rupp, ``A Comparison of Modern Power Device Concepts for High Voltage Applications: Field Stop-IGBT, Compensation Devices and SiC Devices,'' Proc. Bipolar/BiCMOS Circuits and Technology Meeting, pp. 134-141, 2000.

135

Y. Z. Chen and T. W. Tang, ``Computer Simulation of Hot-Carrier Effects in Asymmetric LDD and LDS MOSFET Devices,'' IEEE Trans. Electron Devices, vol. 36, pp. 2492-2498, 1989.

136

V. Parthasarathy, R. Zhu, V. Khemka, T. Roggenbauer, A. Bose, P. Hui, P. Rodriquez, J. Nivison, D. Collins, Z. Wu, I. Puchades, and M. Butner, ``A 0.25 $/$spl mu$/$m CMOS based 70V Smart Power Technology with Deep Trench fot High-Voltage Isolation,'' Proc. Intl. Electron Devices Meeting, pp. 459-462, 2002.

137

S. Gupta, J. C. Beckman, and S. L. Kosier, ``Improved Latch-Up Immunity in Junction-IsolatedSmart Power ICs with Unblased Guard Ring,'' Electron. Lett., vol. 22, no. 12, pp. 600-602, 2001.

138

G. Charitat, ``Isolation Issues in Smart Power Integrated Circuits,'' Proc. Intl. Conf. on Microelectronics, vol. 1, pp. 15-22, 2002.

139

S. Gupta, J. C. Beckmam, and S. L. Kosier, ``Unblased Guard Ring for Latchup-Resistant, Junction-Isolated Smart Power ICs,'' Proc. Bipolar/BiCMOS Circuits and Technology Meeting, pp. 188-191, 2001.

140

J. Weyers and H. Vogt, ``A 50V Smart Power Process with Dielectric Isolation by SIMOX,'' Proc. Intl. Electron Devices Meeting, pp. 225-228, 1992.

141

E. Arnold, T. Letavic, and H. Bhimnathwala, ``High Temperature Off-State Characteristics of Thin-SOI Power Devices,'' IEEE Electron Device Letters, vol. 17, pp. 557-559, 1996.

142

L. Ying-Keung, S. C. Keuhne, V. S. K. Huang, C. T. Nguyen, A. K.Paul, J. D. Plummer, and S. S. Wong, ``Spatial Temperature Profile due to Nonuniform Self-Heating in LDMOS's in Thin SOI,'' Electron. Lett., vol. 18, no. 1, pp. 13-15, 1977.

143

E. Amold, T. Letavic, S. Merchant, and H. Bhimnathwala, ``High-Temperature Performance of SOI and Bulk-Silicon RESURF LDMOS Transistor,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 93-96, 1996.

144

L. Ying-Keung, A. K. Paul, K. E. Goodson, J. D. Plummer, and S. S. Wong, ``Heating Mechanisms of LDMOS and LIGBT in Ultrathin SOI,'' Electron. Lett., vol. 18, pp. 414-416, 1997.

145

F. Udrea and A. P. W. I. Milne, ``A New Class of Lateral Power Devices for HVIC's Based on the 3D RESURF Concept,'' in Proc. Bipolar/BiCMOS Circuits and Technology Meeting, pp. 187-190, 1998.

146

F. Udrea and A. P. W. I. Milne, ``The 3D RESURF Junction,'' in Proc. Intl. Semiconductor Conf., pp. 141-144, 1998.

147

H. T. Lim, F. Udrea, W. Milne, and D. Gamer, ``Switching Speed Enhancement of the LDMOSFETs using Partial-SOI Technology,'' Proc. Intl. SOI Conf., pp. 53-54, 1998.

148

A. Nakagawa and Y. Kawaguchi, ``Improved 20V Lateral Trench Gate Power MOSFETs with Very Low On-Resistance of $7.8\,{\mathrm{m}}\Omega\,{\mathrm{mm}}^2$,'' in Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 47-50, 2000.

149

T. J. Rodger, S. Asai, M. D. Pocha, R. W. Dutton, and J. D. Meindl, ``An Experimental and Theoretical Analysis of Double-Diffused MOS Transistors,'' IEEE J. Solid-State Circuits, vol. SC-10, pp. 322-331, 1975.

150

M. D. Pocha and R. W. Dutton, ``A Computer-Aided Design Model for High-Voltage Double Diffused MOS (DMOS) Transistors,'' IEEE J. Solid-State Circuits, vol. SC-11, pp. 718-726, 1976.

151

A. F. J. Murray and W. A. Lane, ``Optimization of Interconnection-Induced Breakdown Voltage in Junction Isolated IC's Using Blased Polysilicon Field Plates,'' IEEE Trans. Electron Devices, vol. 44, pp. 185-189, 1997.

152

M. C. Tarplee, V. P. Madangarli, Z. Quinchun, and T. S. Sudarshan, ``Design Rules for Field Plate Edge Termination in SiC Schottky Diodes,'' IEEE Trans. Electron Devices, vol. 48, pp. 2659-2644, 2001.

153

C. B. Goud and K. N. Bhat, ``Breakdown Voltage of Field Plate and Field-Limiting Ring Techniques,'' IEEE Trans. Electron Devices, vol. 39, pp. 1768-1770, 1992.

154

J. Jonaah, G. Ghibaudo, F. Balestra, and J. L. Pelloie, ``Impact of Self-Heating Effects on the Design of SOI Devices versus Temperature,'' Proc. Intl. SOI Conf., pp. 114-115, 1995.

155

D. Yachou, J. Gautier, and C. Raynaud, ``Self-Heating Effects on SOI Devices and Implication to Parameter Extraction,'' Proc. Intl. SOI Conf., pp. 148-149, 1993.

156

L. Shih-Chia, J. B. Kuo, H. Kuo-Tai, and S. Shih-Wei, ``A Closed Form Back-Gate-Bias Related Inverse Narrow-Channel Effect Model for Deep-Submicron VLSI CMOS Devices Using Shallow Trench Isolation,'' IEEE Trans. Electron Devices, vol. 47, pp. 725-733, 2000.

157

C. M. Liu and J. B. Kuo, ``Back Gate Bias Dependent Quasi-Saturation in a High-Voltage SOI MOSFET: 2D Analysis and Closed-Form Analytical Model,'' Proc. Intl. SOI Conf., pp. 25-26, 1994.

158

S. Yamauchi, Y. Hattori, and H. Yamaguchi, ``Electrical Properties of Super Junction $p$-$n$ Diodes Fabricated by Trench Filling,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 207-210, 2003.

159

P. N. Kondekar, M. B. Patil, and C. D. Parikh, ``Analysis and Design of Superjunction Power MOSFET: CoolMOS $^\mathrm{TM}$for Improved On Resistance And Breakdown Voltage Using Theory of Novel Voltage Sustsining Layer,'' Proc. Intl. Conf. on Microelectronics, vol. 1, no. 7, pp. 209-212, 2002.

160

J. Zeng, P. A. Mawby, M. S. Towers, and K. Board, ``A New Hybrid SOI LDMOS-IGBT Power Transistor,'' Proc. IEEE Region 10 International Conference on Microelectronics and VLSI, pp. 440-443, 1995.

161

T. P. Chow and B. J. Baliga, ``A New Hybrid VDMOS-LIGBT Transistor,'' Electron. Lett., vol. 9, pp. 473-475, 1988.

162

T. P. Chow, B. J. Baliga, D. N. Pattanayak, and M. S. Adler, ``The Effect of Substrate Doping on the Performance of Anode-Shorted $n$-Channel Lateral Insulated-Gate Bipolar Transistors,'' Electron. Lett., vol. 9, no. 9, pp. 450-452, 1988.

163

M. R. Simpson, ``Analysis of Negative Differential Resistance in the I-V Characteristics of Shorted-Anode LIGBT's,'' IEEE Trans. Electron Devices, vol. 38, pp. 1633-1640, 1991.

164

R. Constapel and J. Korec, ``Forward Blocking Characteristics of SOI Power Devices at High Temperatures,'' Proc. Intl. Symp. Power Semiconductor Devices $\&$ Integrated Circuits, pp. 117-121, 1994.