Modelling, Simulation & Control, A, AMSE Press, Vol. 22, N° 4, 1969, p. 33-38

Received Jul. 1/1988

# Two-Dimensional Simulation of a Bipolar Dynamic Memory Cell

P. Dickinger, G. Nans, S. Selberherr Institut für Allgemeine Elektrotechnik und Elektronik / 3598 Tochnical University Vienna Gußhausstraße 27-29, A-1040 Vienna, AUSTRIA Tel. (0222) 58801-3713

Abstract — A two-dimensional transient analysis of a I<sup>2</sup>L dynamic memory cell is presented. The behaviour of this particular bipolar device at various operating conditions has been investigated.

#### Introduction

Bipolar transistors are used in many dynamic memories. In these devices the stored charge of a capacitor determines the information, in contrast to static Flip-Flop devices. A two-dimensional transient analysis of a I<sup>2</sup>L dynamic memory cell is presented. The behaviour of this particular bipolar device at various operating conditions has been investigated.

## Operation of the memory cell

In Fig. 1 a cross sectional view of a dynamic  $I^2L$ -cell is shown. The word line  $W_p$  is connected to the p-type injector, the row-select line is the collector terminal of the apartransistor (Fig. 2). The heavily doped buried  $n^+$ -region represents the column select line. The logic is determined by presence or absence of charge stored in the emitter junction depletion layer capacitance  $C_1$  of the apartraphysics. A junction voltage of 3V denotes a logical 1, a voltage of 0V a logical 0, respectively.

The capacitance of  $C_1$  can be discharged by leakage currents through the reversed biased junctions. So periodic refreshing at short intervals (1ms) is required. These simple cells cannot be read without destroying the information, therefore after each reading step the information must be renewed by writing. The cells of a column are separated from each other by recessed - oxide isolation walls.

To write a logical 1 into the cell or to read, the row select line is lowered to a voltage of 0V. Transistor  $T_2$  conducts in inverse mode, charging  $C_1$  to about 3V. If a logical 1 is stored, there is no transient current in the column select line, the capacitance  $C_2$  discharges through  $T_2$  and the voltage across  $C_1$  is almost 3V. Otherwise if a logical 0 is stored, this is indicated by the current that is necessary to charge  $C_1$ . There is no need of sensitive read amplifiers because this current (base current of  $T_2$ ) is amplified by  $T_2$ , inducing a voltage decrease of about 200mV [1] at the column select line. A refresh cycle is accomplished by a read operation followed by a rewrite if the stored bit was a logical 0.

To write a logical 0, the column select line is lowered to about 2.25V,  $W_p$  is raised from 0V to 3V. Transistor  $T_2$  is in active operation mode with  $V_1$  equal to -0.75V, at resuming standby  $C_1$  discharges through  $T_2$  making  $V_1$  to 0V.


## Simulations

Our simulations have been performed by the two dimensional transient device simulator BAMBI, which solves the three basic semiconductor equations utilizing a 'Finite Boxes' [2] discretization. The results are based on a totally selfconsistent solution. The timing diagrams (Fig. 3, Fig. 4) of write 1 / read (0ns - 60ns) and write 0 / read operation (70ns - 250ns) show the applied voltages and the resulting transient currents at the different contacts. Before the first read operation a logical 1 was stored (no appreciable transient current), before the second read operation a logical 0 was stored (transient current in column select line, see arrow). The electron- and hole-distributions, respectively, the potential in the device at logical 1 (Fig. 5, 6, 7) and logical 0 (Fig. 8, 9, 10) condition show nicely the different operating conditions. The absence of current during the read operation after a stored 1 and the apparent current in the column select line after a stored 0 are in excellent agreement with literature [3].

#### Conclusion

We have presented a fully two-dimensional analysis of the transient behaviour of a dynamic I<sup>2</sup>L-storage cell. Based on such simulations the layout of this type of devices can be optimized in a short time. One transient computation took 12 hours CPU-time on a VAX-8500. An analysis of a static I<sup>2</sup>L-storage is under investigation.








Fig.(1) Geometry

Fig.(2) Cell schematic with standby voltages




Fig.(3) Voltage / time diagram




Fig.(4) Current / time diagram





Fig.(5) Potential at logical 1

Fig.(6) Electron distribution at logical 1






Fig.(7) Hole distribution at logical 1





Fig.(8) Potential at logical 0








Fig.(10) Hole distribution at logical 0

# Acknowledgements

This work was supported by SIEMENS AG Villach, Austria, by SIEMENS AG Research Laboratories Munich, Germany, by DIGITAL EQUIPMENT CORP. at Hudson, U.S.A., and by the 'Fonds zur Förderung der wissenschaftlichen Forschung', project \$43/10. The authors are indebted to Prof. H. Pôtzl for many helpful discussions.

## References

- [1] Quinn, P.M.
  A 16K×1 I³L dynamic RAM.
  IEEE ISSCC 1978, Dig. Tech. Papers 154,155.
- [2] Selberherr, S.
  Analysis and simulation of semiconductor devices
  Wien, New York: Springer 1984
- [3] Sander, W.B.; Early, J.M.
  A 4096×1 (I<sup>3</sup>L) bipolar dynamic RAM
  IEEE ISSCC 1976, Dig. Tech. Papers 182,183.