MODELING AND SIMULATION OF SiC MOSFETs

T. Ayalew, J.M. Park, A. Gehring, T. Grasser*, and S. Selberherr
Institute for Microelectronics, Vienna University of Technology
Gusshausstrasse 27–29, 1040 Vienna, Austria
Phone: +43-1-58801/36025, Fax: +43-1-58801/36099
Email: Tesfaye.Ayalew@iue.tuwien.ac.at

*Christian-Doppler-Laboratory for TCAD in Microelectronics at the Institute for Microelectronics

ABSTRACT
We perform a numerical simulation in order to get an insight into the physics and the behavior of silicon carbide MOSFETs. A new device structure for a lateral DMOS-FET has been proposed. Material-specific models for surface-scattering, impact ionization, and incomplete ionization have been implemented into the device simulator MINIMOS-NT to investigate device characteristics. The key parameters that alter the device performance have been optimized. The relationship between blocking and driving capability was closely examined. Excellent I-V characteristics with significant improvement on the reduction of the gate bias voltage, and a fairly large advantage on electrical performance and device reliability were achieved.

KEY WORDS
SiC MOSFET; ACCUFET; Inversion layer mobility; Physically-based modeling; Simulation-based comparison.

1 Introduction
Silicon (Si) has long been the dominant semiconductor of choice for electronic device applications [1]. However, recently, wide bandgap semiconductors, particularly silicon carbide (SiC) has attracted much attention, because it offers tremendous benefits over other available semiconductor materials in a large number of industrial and military applications [2]. The physical and electronic properties of SiC make it the foremost semiconductor material for short wavelength optoelectronic, high temperature, radiation resistant, and high-power/high-frequency electronic devices [3].

SiC-based electronic devices can operate at extremely high temperatures without suffering from intrinsic conduction effects (20 orders lower than Si) because of the wide energy bandgap of 3 - 3.3 eV [4]. Devices formed in SiC can withstand an electric field of 10 times greater than Si without undergoing avalanche breakdown [5]. SiC is an excellent thermal conductor. Heat will flow more readily through SiC than other semiconductor materials. It has 3 times higher thermal conductivity than Si. SiC devices can operate at high frequencies (RF and microwave) because of the larger saturated electron drift velocity of 2 times compared to Si [6].

SiC is the only semiconductor material besides Si on which a thermal oxide can be grown, thus enabling MOS-based devices. Due to the lack of material development and design, most SiC MOSFETs suffer from surface problems such as step-bunching and non-uniform doping density [7]. This leads to poor inversion layer electron mobility and oxide reliability, which will degrade the on-state performance and the breakdown voltage. To minimize these problems accumulation-mode MOSFETs (ACCUFET) have been demonstrated recently for vertical DMOS transistors [8] which reveal the significant advantage of this type of structure.

We propose a new design of an accumulation-mode structure for a LDMOSFET (Lateral DMOSFET). The key parameters that alter the overall device performance have been optimized using the general-purpose device simulator MINIMOS-NT [9]. We implemented accurate models for surface-scattering, incomplete ionization, impact ionization, and other models that assess to investigate problems related with the device design. We utilized published material data to drive physical models. By adjusting model parameters close agreement to experimental data was achieved. The potential future performance of the proposed structure has been evaluated. The relationship between blocking and driving capability of our structure has been analyzed, and a simulation based comparison of the proposed accumulation-mode device with the conventional inversion-mode LDMOSFET has been performed.

2 Device Structure and Operation
The principal difference between the proposed SiC accumulation-mode LDMOSFET depicted in Fig. 1 and the conventional inversion-layer structure is the presence of a thin n-channel region (accumulation-layer) below the gate oxide using a buried p-well region formed by ion-implantation. The thickness, length, and n-doping of this accumulation-layer are carefully chosen so that it is completely depleted by the built-in potential of the p/n junction. This causes a potential barrier between the n+ source and the n-drift regions resulting in a normally-off device with the entire drain voltage supported by the n-drift region. Thus it can block high forward voltages at zero gate bias with low leakage currents. When a positive gate bias is
applied, an accumulation channel of electrons at the SiO₂-SiC interface is created and hence a low resistance path for the electron current flow from the source to the drain can be achieved. This structure offers the possibility of moving the channel away from the oxide interface, thereby removing the consequence of the interface quality on the channel mobility. The structure also utilizes the buried p-well region as a shield to the influence of a high SiC bulk electric field on the gate oxide.

3 Physical Models

The choice of appropriate physical models is fundamental for any comparative study that involves numerical simulation. Among the SiC polytypes commercially available, for this work 6H-SiC is preferred owing to its higher inversion layer electron mobility and breakdown field strength [10]. A model that takes into account the mobility degradation due to surface scattering has been incorporated with [11] and implemented in our simulator MINIMOS-NT:

\[
\mu_{n,p}^{\text{low}} = \mu_{n,p}^{\text{min}} \cdot \left( \frac{T}{T_0} \right)^{\frac{\delta \mu_{n,p}^{\text{sat}}}{\delta \mu_{n,p}^{\text{sat}}} \cdot \left( 1 - M(y) \right)}
\]

\[
M(y) = \frac{2 \cdot \exp \left(- \left( \frac{y}{y_{\text{ref}}} \right)^2 \right)}{1 + \exp \left(- 2 \cdot \left( \frac{y}{y_{\text{ref}}} \right)^2 \right)}
\]

where the function \(M(y)\) depends on the surface distance \(y\), and the parameter \(y_{\text{ref}}\) describes a critical length.

At high electric field the drift velocity \(v_{n,p}\) of the carriers saturates due to increasing optical phonon scattering and finally reaches the saturation velocity \(v_{n,p}^{\text{sat}}\), leading to the field dependent mobility as described by [12]

\[
\mu_{n,p} = \frac{\mu_{n,p}^{\text{low}}}{1 + \left( \frac{\mu_{n,p}^{\text{low}}}{\mu_{n,p}^{\text{sat}}} \right)^{\delta \mu_{n,p}^{\text{sat}}}}
\]

We take the component of the electric field parallel to the electron motion as driving force. The temperature dependence of \(v_{n,p}^{\text{sat}}\) has been modeled by

\[
v_{n,p}^{\text{sat}} = v_0^{\text{sat}} \cdot \left( \frac{T}{T_0} \right)^{\frac{\delta v_{n,p}^{\text{sat}}}{\delta v_{n,p}^{\text{sat}}}}
\]

and

\[
\beta_{n,p}^{\text{sat}} = \beta_0^{\text{sat}} \cdot \left( \frac{T}{T_0} \right)^{\sigma_{n,p}^{\text{sat}}}
\]

Several temperature-dependent Hall measurements have been reported, regarding the carrier concentration, and hence, the donor (\(E_D\)) and acceptor (\(E_A\)) energy levels in SiC. A function to describe ionized shallow donor and acceptor substitutional impurities is given by [13]

\[
N_D^+ = \frac{N_D}{1 + g_D \frac{N_C}{N_D} \exp \left( \frac{E_D}{kT} \right)}
\]

\[
N_A^- = \frac{N_A}{1 + g_A \frac{N_C}{N_A} \exp \left( \frac{E_A}{kT} \right)}
\]

Because of these deep levels, the dopants are not fully ionized even at higher temperatures so that we obtain an explicit relation for the ionization degree of a single donor level in n-type material

\[
\xi_D = \frac{N_D^+}{N_D} = -1 + \sqrt{1 + 4g_D \frac{N_C}{N_D} \exp \left( \frac{E_D}{kT} \right)}
\]

and similarly in p-type material

\[
\xi_A = \frac{N_A^-}{N_A} = -1 + \sqrt{1 + 4g_A \frac{N_C}{N_A} \exp \left( \frac{E_A}{kT} \right)}
\]

One of the most important parameters of a SiC device is its breakdown voltage. In order to obtain a clear understanding of its breakdown characteristics, it is important to have an exact knowledge of the impact ionization coefficients for SiC, which are modeled according to [14], where the dependence of the impact ionization rate on the electric field and temperature is given by

\[
\alpha_{n,p} = a_{n,p} \gamma_a \exp \left( -\frac{b_{n,p} \gamma_a}{E_{\text{eff}}} \right)
\]

\[
\gamma_a = \frac{\tanh \left( \frac{\hbar \omega_{\text{opt}}}{2kT} \right)}{\tanh \left( \frac{\hbar \omega_{\text{opt}}}{2kT} \right)}
\]

In these expressions \(\alpha_n\) and \(\alpha_p\) are the impact ionization coefficients for electrons and holes, respectively. The factor \(\gamma_a\) as a function of the optical phonon energy \(\hbar \omega_{\text{opt}}\) expresses the temperature dependence of the phonon gas against which the carriers are accelerated.
Models which account for generation and recombination have been employed. The Shockley-Read-Hall recombination is given by

$$GR_{SRH} = \frac{n_i^2}{\tau_p(n + n_i) + \tau_n(p + n_i)}$$  \hspace{1cm} (12)$$

where the life time $\tau_{n,p}$ can depend on a doping level as experimentally observed in Si technology [15] and is empirically modeled by the so-called Scharfetter relation:

$$\tau_{n,p} = \frac{\tau_{n0,p0}}{1 + \left( \frac{N_D + N_A}{N_{n0}^{\text{pl}}} \right)^{\gamma_{n,p}}}.$$  \hspace{1cm} (13)

Additionally, the Auger recombination rate is given by [16]

$$R_{Au} = (C_n n + C_p p) \left( n p - n_i^2 \right).$$  \hspace{1cm} (14)

Here, $C_n$ and $C_p$ denotes the Auger coefficients of holes and electrons, respectively.

## 4 Numerical Simulation

For numerical simulation we have utilized published material data listed in Table 1. Six parameters that alter the device performance have been investigated to optimize the device: The doping concentration of the n-drift region; the depth and the concentration of the implanted p-well; the doping concentration and the thickness of the n-channel (accumulation-layer); and the gate oxide overlap length.

The p-well region has a Gaussian profile buried between 0.3 and 1.0 $\mu$m, which has to be optimized because it determines the thickness of the accumulation-layer region which in turn affects the gate oxide field, breakdown voltage, and on-resistance.

### Table 1. Model parameters used for simulating 6H-SiC.

<table>
<thead>
<tr>
<th>species</th>
<th>$\mu_{n0}^n \left[ \text{cm}^2/\text{Vs} \right]$</th>
<th>$\mu_{n0}^p \left[ \text{cm}^2/\text{Vs} \right]$</th>
<th>$N_{n0}^n \left[ \text{cm}^{-3} \right]$</th>
<th>$\gamma_{n,p}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>n</td>
<td>415.0</td>
<td>0.0</td>
<td>1.1x10^{18}</td>
<td>0.59</td>
</tr>
<tr>
<td>p</td>
<td>99.0</td>
<td>6.8</td>
<td>2.1x10^{19}</td>
<td>0.31</td>
</tr>
<tr>
<td>$\delta_{n,p}$</td>
<td>$\delta_{n0}^n$ \left[ \text{cm/s} \right]$</td>
<td>$\delta_{n0}^p$ \left[ \text{cm/s} \right]$</td>
<td>$\delta_{n,p}$ \left[ \text{cm/s} \right]$</td>
<td>$\delta_{n,p}$ \left[ \text{cm/s} \right]$</td>
</tr>
<tr>
<td>-1.8</td>
<td>1.9x10^{14}</td>
<td>1.7</td>
<td>-1</td>
<td>1.25</td>
</tr>
</tbody>
</table>

| $E_D$ \left[ \text{meV} \right]$ | $E_A$ \left[ \text{meV} \right]$ | $g_D$ | $g_A$ | $\gamma_{\text{rel}}$ \left[ \text{nm} \right]$ |
| 100     | 200.0                           | 2.0                            | 4.0              | 50.0           |

| $a_n$ \left[ \text{cm}^{-1} \right]$ | $b_n$ \left[ \text{cm}^{-1} \right]$ | $a_p$ \left[ \text{cm}^{-1} \right]$ | $b_p$ \left[ \text{cm/s} \right]$ | $\hbar_{n0}$ \left[ \text{meV} \right]$ |
| 1.66x10^{10} | 2.0x10^{10}                     | 5.18x10^{9}                    | 1.4x10^{7}       | 106.0          |

| $\tau_{n0}$ \left[ s \right]$ | $\tau_{p0}$ \left[ s \right]$ | $N_{n0}^{SRH}$ \left[ \text{cm}^{-3} \right]$ | $\gamma_{n0}^{SRH}$ \left[ \text{cm/s} \right]$ | $C_{n,p}$ \left[ \text{cm/s} \right]$ |
| 1x10^{-16} | 2x10^{-16}                     | 3x10^{14}                     | 0.3              | 3x10^{-29}     |

For the desired breakdown voltage of 1500 V, the proposed structure is optimized to have a 33 $\mu$m cell pitch, a 10 $\mu$m thick n-drift region doped at $5.0 \times 10^{15} \text{ cm}^{-3}$ and an n+ polysilicon gate electrode with a 50 nm thick gate oxide. When the buried p-well depth is larger, the built-in potential is unable to fully deplete the n-channel which causes high leakage currents. Therefore, its depth and implanted peak concentration of 0.5 $\mu$m (between 0.3 – 0.8 $\mu$m) and 1.0 $\times 10^{18} \text{ cm}^{-3}$ respectively was found to give the optimum accumulation layer thickness at which the criterion for the device optimization (figure of merit, FOM) [17] can be satisfied. It is given by

$$\frac{V_B^2}{R_{on,sp}} \Big|_{\text{opt}} \approx \mu_n \epsilon_s \left( \frac{2E_c}{3} \right)^3$$  \hspace{1cm} (15)

where $V_B$ is the breakdown voltage, $R_{on,sp}$ is the specific on-resistance, $E_c$ is the critical electric field, $\mu_n$ is electron mobility parallel to the c axis and $\epsilon_s$ is the SiC dielectric constant.

Values of the accumulation layer thickness, length and concentration of 0.3 $\mu$m, 4 $\mu$m and 5.0$ \times 10^{15} \text{ cm}^{-3}$, respectively, have been established to achieve the desired on- and off-state characteristics. At these optimum values and room temperature, a specific on-resistance of 93.2 $\text{m}\Omega \cdot \text{cm}^2$ and a breakdown voltage of 1460 V with the corresponding small leakage current was achieved. The effect of the accumulation layer thickness on the maximum operating voltage, specific on-resistance and criterion for the device optimization obtained by simulation is illustrated in Fig. 2.

The gate oxide overlap was varied from 4 to 7 $\mu$m, and its influence on the surface field and operating voltage was analyzed. According to Gauss’ law the field in the oxide is approximately 2.5 times higher than the peak field in the SiC bulk. Therefore, the oxide breakdown must not take place before the avalanche breakdown occurs in the SiC bulk. Simulation predicted that a gate oxide overlap length of 6 $\mu$m is optimal.

Figure 2. Effect of the accumulation layer thickness on maximum operating voltage and specific on-resistance.
5 Result and Discussion

The proposed accumulation-mode LDMOSFET shows a fairly large advantage in terms of electrical performance compared to its standard inversion-mode LDMOSFET counterpart. Excellent I-V characteristics were obtained with good current saturation and gate control as depicted in Fig. 3. In addition to its superiority in the logic level gate bias voltage operation, the proposed structure has also shown significant improvement on the higher gate bias voltage characteristics as shown in Fig. 4.

One of the important areas of improvement for the SiC MOSFET device is the decrease in its conduction losses which is governed by its specific on-resistance. This on-resistance depends on the channel and the n-drift resistance of the device. An estimate of the on-resistance contribution indicates that 90% of the on-resistance is due to the large channel resistance, owing to the low inversion layer mobility. The proposed structure is able to minimize this resistance and improve the mobility. A simulated accumulation layer mobility of 120 cm$^2$/Vs compared to the 18 cm$^2$/Vs for the inversion-layer was observed, which is in good agreement with experimental results extracted at a different temperature [10]. Significant improvement on the reduction of the gate bias voltage (a logic level gate bias of 5 V) has been achieved to obtain good on-state conduction as shown in Fig. 5. The device is normally off with a threshold voltage of only 1 V compared to that of 3 V for the inversion-mode structure.

In addition to moving the channel away from the oxide interface and removing the effect of interface quality on the channel mobility, the proposed structure offers the possibility of serving as a shield to the influence of high SiC bulk electric field on the gate oxide. The peak surface electric field at the maximum blocking voltage has been kept below 1.5 MV/cm. That is equivalent to the oxide field of 3.75 MV/cm, and considerably lower than the practical limit of the electric field strength in the oxide. Therefore, the proposed structure improves the reliability of the device while utilizing the high breakdown electric field strength of SiC.

A breakdown voltage of 1.460 V with a leakage current comparable to that of standard inversion-mode LDMOSFET was achieved as shown in Fig. 6. The off-state leakage current caused by the built-in potential of the p/n junction is ten orders of magnitude less than the on-state current for the same structure, but one order of magnitude greater than the inversion-mode structure. This can effectively be suppressed by calibrating parameters which enable a fully depleted accumulation-layer. High temperature causes an increase in the leakage current due to the increased intrinsic carrier concentration.

![Figure 3](image1.png)  
Figure 3. Comparison of output characteristics at a logic level gate bias voltage.

![Figure 4](image2.png)  
Figure 4. Comparison of on-state characteristics.

![Figure 5](image3.png)  
Figure 5. Comparison of transfer characteristics.
6 Conclusion

Numerical device simulation has been performed in order to get an insight into the physics and the behavior of silicon carbide MOSFETs. A new structure for a lateral DMOSFET that minimizes problems caused by lack of material development and design has been proposed. Key design parameters were optimized and analyzed. The models describing the electrical properties have been driven by the parameters reported in recent literature. Simulation based comparisons were conducted between the proposed device and the standard structure using the same condition and parameters. It turns out that the proposed structure shows a fairly large advantage in terms of electrical performance. Excellent transfer characteristics were obtained with the output current increased by five times. The device also exhibits a blocking voltage of 1460 V with an oxide field below 3.75 MV/cm which is considerably lower than the practical limit of the oxide breakdown field.

References


