3.3.6 Power Consumption

Sum total of dynamic and static power consumption, and the switching energy per transistor are modeled as [42]

$$\ensuremath{P_{\mathit{act}}}\xspace = \ensuremath{P_{\math... ...{V_{\mathit{DD}}}\xspace \ensuremath{I_{\mathit{off}}}\xspace$$ (3.24)

and

$$\ensuremath{E_{\mathit{s}}}\xspace = \frac{\ensuremath{P_{\... ...ath{{\mathit{ar}}}\xspace \ensuremath{f_{\mathit{c}}}\xspace }$$ (3.25)

neglecting the crow-bar current during the switching transient, which is usually applicable. The switching energy is the energy per transistor switching and is therefore independent of the system architecture. However, activity ratio  and logic depth  (the latter via $\ensuremath{f_{\mathit{c,max}}}\xspace$, cf. (3.12)) affect the tradeoff between power consumption and speed significantly. According to the system model the power delay product is related to the switching energy as:

$$\ensuremath{P t_{\mathit{d}}}\xspace = \ensuremath{E_{\math... ...ath{f_{\mathit{c}}}\xspace \ensuremath{t_{\mathit{d}}}\xspace$$ (3.26)