Next:
3.1 Delay Time
Up:
No Title
Previous:
2.9 ULP Leverage
3. VLSI Performance Estimation
3.1 Delay Time
3.1.1 Determining Delay Time
3.1.2 Interconnect Delay
3.1.3 Device Delay
3.1.4 Inverter Delay
3.1.5 Gate Delay
3.1.6 Clock Frequency
3.2 Power Consumption
3.2.1 Origins of Power Consumption
3.2.2 Logic Style
3.2.2.1 Standby Mode
3.2.3 Parallel Systems and Pipelining
3.3 VLSI Performance Metric Based on Minimum TCAD Simulations
3.3.1 Introduction
3.3.2 System Model
3.3.3 Device Simulation
3.3.4 Key Parameters and Informational Parameters
3.3.5 Dynamic Inverter Model
3.3.6 Power Consumption
3.3.7 Noise Margins, Inverter Gain, and Output Swing
3.3.8 Application
G. Schrom
