Staff Person Publications
  •  Intranet
t3kitt3kitt3kit
  • Home
  • TeachingOpen
    • Lehrveranstaltungen
    • Bachelorarbeiten
    • Masterarbeiten
    • Dissertationen
  • ResearchOpen
    • Activities
    • Computing Infrastructure
    • Characterization Lab
    • Annual Reviews
    • Public Projects
    • Conferences
  • PublicationsOpen
    • Books and Book Editorships
    • Papers in Journals
    • Contributions to Books
    • Conference Presentations
    • Scientific Reports
    • Patents
    • Habilitation Theses
    • PhD Theses
    • Master's Theses
  • SoftwareOpen
    • Software
    • Download
    • License Agreement
  • StaffOpen
    • Active Staff
    • Former Staff
  • About UsOpen
    • Contact Us
    • Join Us
    • Partners
    • Imprint
    • Corporate Design
    • Sitemap
  • News

Publications Alireza Sheikholeslami

32 records


Publications in Scientific Journals

6. S. Holzer, A. Sheikholeslami, M. Karner, T. Grasser, S. Selberherr:
"Comparison of Deposition Models for a TEOS LPCVD Process";
Microelectronics Reliability, 47, (2007), 623 - 625 doi:10.1016/j.microrel.2007.01.058. BibTeX
5. M. Movahhedi, A. Abdipour, H. Ceric, A. Sheikholeslami, S. Selberherr:
"Optimization of the Perfectly Matched Layer for the Finite-Element Time-Domain Method";
IEEE Microwave and Wireless Components Letters, 17, (2007), 10 - 12 doi:10.1109/LMWC.2006.887240. BibTeX
4. A. Sheikholeslami, F. Parhami, H. Puchner, S. Selberherr:
"Planarization of Silicon Dioxide and Silicon Nitride Passivation Layers";
Journal of Physics: Conference Series, 61, (2007), 1051 - 1055 doi:10.1088/1742-6596/61/1/208. BibTeX
3. C. Heitzinger, A. Sheikholeslami, J.M. Park, S. Selberherr:
"A Method for Generating Structurally Aligned Grids for Semiconductor Device Simulation";
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24, (2005), 1485 - 1491 doi:10.1109/TCAD.2005.852297. BibTeX
2. C. Heitzinger, A. Sheikholeslami, F. Badrieh, H. Puchner, S. Selberherr:
"Feature-Scale Process Simulation and Accurate Capacitance Extraction for the Backend of a 100-nm Aluminum/TEOS Process";
IEEE Transactions on Electron Devices, 51, (2004), 1129 - 1134 doi:10.1109/TED.2004.829868. BibTeX
1. A. Sheikholeslami, C. Heitzinger, H. Puchner, F. Badrieh, S. Selberherr:
"Simulation of Void Formation in Interconnect Lines";
Proceedings of SPIE, 5117, (2003), 445 - 452 doi:10.1117/12.498783. BibTeX

Talks and Poster Presentations (with Proceedings-Entry)

19. S. Holzer, M. Wagner, A. Sheikholeslami, M. Karner, G. Span, T. Grasser, S. Selberherr:
"An Extendable Multi-Purpose Simulation and Optimization Framework for Thermal Problems in TCAD Applications";
Talk: Workshop on Thermal Investigations of ICs and Systems (THERMINIC), Nice; 2006-09-27 - 2006-09-29; in "Collection of Papers Presented at the 12th International Workshop on Thermal Investigation of ICs and Systems", (2006), ISBN: 2-9161-8704-9, 239 - 244. BibTeX
18. A. Sheikholeslami, S. Selberherr, F. Parhami, H. Puchner:
"Planarization of Passivation Layers during Manufacturing Processes of Image Sensors";
Talk: Numerical Simulation of Optoelectronic Devices (NUSOD), Singapore; 2006-09-11 - 2006-09-14; in "Proceedings of the 6th International Conference on Numerical Simulation of Optoelectronic Devices", (2006), ISBN: 0-7803-9755-x, 35 - 36. BibTeX
17. A. Sheikholeslami, F. Parhami, H. Puchner, S. Selberherr:
"Planarization of Silicon Dioxide and Silicon Nitride Passivation Layers";
Talk: International Conference on Nanoscience and Technology (ICNT), Basel; 2006-07-30 - 2006-08-04; in "International Conference on Nanoscience and Technology (ICNT 2006)", (2006), ISBN: 3-905084-71-6, 163 - 164. BibTeX
16. S. Holzer, A. Sheikholeslami, M. Karner, T. Grasser:
"Comparison of Deposition Models for TEOS CVD Process";
Talk: Workshop on Dielectrics in Microelectronics (WODIM), Catania; 2006-06-26 - 2006-06-28; in "WODIM 2006 14th Workshop on Dielectrics in Microelectronics Workshop Programme and Abstracts", (2006), 158 - 159. BibTeX
15. A. Sheikholeslami, R. Heinzl, S. Holzer, C. Heitzinger, M. Spevak, M. Leicht, O. Häberlen, J. Fugger, F. Badrieh, F. Parhami, H. Puchner, T. Grasser, S. Selberherr:
"Applications of Two- and Three-Dimensional General Topography Simulator in Semiconductor Manufacturing Processes";
Talk: Iranian Conference on Electrical Engineering (ICEE), Tehran; 2006-05-16 - 2006-05-18; in "Proceedings of the 14th Iranian Conference on Electrical Engineering ICEE 2006", (2006), 4 page(s) . BibTeX
14. A. Sheikholeslami, F. Parhami, R. Heinzl, E. Al-Ani, C. Heitzinger, F. Badrieh, H. Puchner, T. Grasser, S. Selberherr:
"Applications of Three-Dimensional Topography Simulation in the Design of Interconnect Lines";
Poster: International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Tokyo, Japan; 2005-09-01 - 2005-09-03; in "Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)", (2005), ISBN: 4-9902762-0-5, 187 - 190 doi:10.1109/SISPAD.2005.201504. BibTeX
13. A. Sheikholeslami, S. Holzer, C. Heitzinger, M. Leicht, O. Häberlen, J. Fugger, T. Grasser, S. Selberherr:
"Inverse Modeling of Oxid Deposition Using Measurements of a TEOS CVD Process";
Talk: PhD Research in Microelectronics and Electronics (PRIME), Lausanne; 2005-07-25 - 2005-07-28; in "2005 PhD Research in Microelectronics and Electronics", (2005), Vol. 2, ISBN: 0-7803-9345-7, 279 - 282. BibTeX
12. A. Sheikholeslami, E. Al-Ani, R. Heinzl, C. Heitzinger, F. Parhami, F. Badrieh, H. Puchner, T. Grasser, S. Selberherr:
"Level Set Method Based General Topography Simulator and its Application in Interconnect Processes";
Poster: International Conference on Ultimate Integration of Silicon (ULIS), Bologna; 2005-04-07 - 2005-04-08; in "ULIS 2005 6th International Conference on Ultimate Integration of Silicon", (2005), ISBN: 8890084707, 139 - 142. BibTeX
11. A. Sheikholeslami, C. Heitzinger, T. Grasser, S. Selberherr:
"Three-Dimensional Topography Simulation for Deposition and Etching Processes Using a Level Set Method";
Talk: International Conference on Microelectronics (MIEL), Nis; 2004-05-16 - 2004-05-19; in "2004 International Conference on Microelectronics", (2004), ISBN: 0-7803-8166-1, 241 - 244. BibTeX
10. A. Sheikholeslami, C. Heitzinger, F. Badrieh, H. Puchner, S. Selberherr:
"Three-Dimensional Topography Simulation Based on a Level Set Method";
Talk: International Spring Seminar on Electronics Technology (ISSE), Sofia; 2004-05-13 - 2004-05-16; in "Proceedings IEEE International Spring Seminar on Electronics Technology 27th ISSE 2004", (2004), 2, ISBN: 0-7803-8422-9, 263 - 265. BibTeX
9. S. Holzer, A. Sheikholeslami, S. Wagner, C. Heitzinger, T. Grasser, S. Selberherr:
"Optimization and Inverse Modeling for TCAD Applications";
Talk: Symposium on Nano Device Technology (SNDT), Hsinchu; 2004-05-12 - 2004-05-13; in "Proceedings of the Symposium on Nano Device Technology", (2004), 113 - 116. BibTeX
8. C. Heitzinger, A. Sheikholeslami, J. Fugger, O. Häberlen, M. Leicht, S. Selberherr:
"A Case Study in Predictive Three-Dimensional Topography Simulation Based on a Level-Set Algorithm";
Talk: Meeting of the Electrochemical Society, Electrochemical Processing in ULSI and MEMS, San Antonio; 2004-05-09 - 2004-05-13; in "205th ECS Meeting", (2004), 132 - 142. BibTeX
7. C. Heitzinger, A. Sheikholeslami, F. Badrieh, H. Puchner, S. Selberherr:
"Feature Scale Simulation of Advanced Etching Processes";
Talk: Meeting of the Electrochemical Society, Physical Electrochemistry, Orlando; 2003-10-12 - 2003-10-16; in "204th ECS Meeting", (2003), ISBN: 1-56677-398-9, 1259. BibTeX
6. A. Sheikholeslami, C. Heitzinger, S. Selberherr, F. Badrieh, H. Puchner:
"Capacitances in the Backend of a 100nm CMOS Process and their Predictive Simulation";
Poster: Informationstagung Mikroelektronik (ME), Wien; 2003-10-01 - 2003-10-02; in "Beiträge der Informationstagung Mikroelektronik 2003", (2003), ISBN: 3-85133-030-7, 481 - 486. BibTeX
5. F. Badrieh, H. Puchner, C. Heitzinger, A. Sheikholeslami, S. Selberherr:
"From Feature Scale Simulation to Backend Simulation for a 100nm CMOS Process";
Poster: European Solid-State Device Research Conference (ESSDERC), Estoril; 2003-09-16 - 2003-09-18; in "Proceedings of the European Solid-State Device Research Conference (ESSDERC)", (2003), ISBN: 0-7803-7999-3, 441 - 444. BibTeX
4. C. Heitzinger, A. Sheikholeslami, J.M. Park, S. Selberherr:
"A Method for Generating Structurally Aligned High Quality Grids and its Application to the Simulation of a Trench Gate MOSFET";
Poster: European Solid-State Device Research Conference (ESSDERC), Estoril; 2003-09-16 - 2003-09-18; in "Proceedings of the European Solid-State Device Research Conference (ESSDERC)", (2003), ISBN: 0-7803-7999-3, 457 - 460. BibTeX
3. A. Sheikholeslami, C. Heitzinger, S. Selberherr:
"A Method for Generating Structurally Aligned Grids Using a Level Set Approach";
Talk: European Simulation Multiconference (ESM), Nottingham; 2003-06-09 - 2003-06-11; in "Proc. 17th European Simulation Multiconference: Modelling and Simulation", (2003), ISBN: 3-936150-25-7, 496 - 501. BibTeX
2. C. Heitzinger, A. Sheikholeslami, H. Puchner, S. Selberherr:
"Predictive Simulation of Void Formation During the Deposition of Silicon Nitride and Silicon Dioxide Films";
Talk: Meeting of the Electrochemical Society (ECS), Paris; 2003-04-26 - 2003-05-02; in "203rd ECS Meeting", (2003), ISBN: 1-56677-347-4, 356 - 365. BibTeX
1. C. Heitzinger, A. Sheikholeslami, S. Selberherr:
"Predictive Simulation of Etching and Deposition Processes Using the Level Set Method";
Poster: International Workshop on Challenges in Predictive Process Simulation (ChiPPS), Prague; 2002-10-13 - 2002-10-17; in "ChiPPS-2002 Challenges in Predictive Process Simulation", (2002), 65 - 66. BibTeX

Talks and Poster Presentations (without Proceedings-Entry)

2. A. Sheikholeslami, C. Heitzinger, E. Al-Ani, R. Heinzl, T. Grasser, S. Selberherr:
"Three-Dimensional Surface Evolution Using a Level Set Method";
Poster: Iranian Ph.D. Students Seminar on Computer Science, Mathematics and Statistics (ICSMS), Paris; 2004-12-01. BibTeX
1. A. Sheikholeslami, C. Heitzinger, H. Puchner, F. Badrieh, S. Selberherr:
"Simulation of Void Formation in Interconnect Lines";
Talk: SPIE VLSI Circuits and Systems, Maspalomas, Spain; 2003-05-19 - 2003-05-21; . BibTeX

Doctor's Theses (authored and supervised)

1. A. Sheikholeslami:
"Topography Simulation of Deposition and Etching Processes";
Reviewer: S. Selberherr, K. Riedling; Institut für Mikroelektronik, 2006, oral examination: 2006-10-06. BibTeX

Diploma and Master Theses (authored and supervised)

1. A. Sheikholeslami:
"Implementierung und Untersuchung räumlicher Modelle für zeitvariante Mobilfunkkanäle";
Supervisor: H. Artes, F. Hlawatsch; Institut für Nachrichtentechnik und Hochfrequenztechnik, 2002, . BibTeX

Scientific Reports

3. R. Entner, R. Heinzl, Ch. Hollauer, A. Sheikholeslami, R. Wittmann, S. Selberherr:
"VISTA Status Report I";
(2005), 29 page(s) . BibTeX
2. H. Ceric, S. Holzer, A. Sheikholeslami, T. Ayalew, R. Wittmann, S. Selberherr:
"VISTA Status Report I";
(2004), 28 page(s) . BibTeX
1. Ch. Hollauer, A. Sheikholeslami, V. Palankovski, S. Wagner, R. Wittmann, S. Selberherr:
"VISTA Status Report I";
(2003), 36 page(s) . BibTeX
  • Active Staff
  • Former Staff

Institute for Microelectronics
Head: Univ. Prof. Dipl.-Ing. Dr. techn. Tibor Grasser
Deputy Head: O. Univ. Prof. Dipl.-Ing. Dr. techn. Dr.h.c. Siegfried Selberherr
Contact Us    |    Join Us    |    Imprint
© E360 - Institute for Microelectronics 2018